<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP Products中的主题 Re: PCAL6408a power sequence</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/PCAL6408a-power-sequence/m-p/758686#M5730</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thomas,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is no power sequence requirement for these two power rails. If I/O interface is not powered then nothing works since core operation is from I/O power (VDDP) and POR circuitry is also off.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Tomas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 26 Jan 2018 18:41:52 GMT</pubDate>
    <dc:creator>TomasVaverka</dc:creator>
    <dc:date>2018-01-26T18:41:52Z</dc:date>
    <item>
      <title>PCAL6408a power sequence</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/PCAL6408a-power-sequence/m-p/758685#M5729</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Are there any known requirements to power sequencing between the 2 power rails of&amp;nbsp;PCAL6408?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thomas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Jan 2018 15:27:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/PCAL6408a-power-sequence/m-p/758685#M5729</guid>
      <dc:creator>thomaskofoedhan</dc:creator>
      <dc:date>2018-01-25T15:27:00Z</dc:date>
    </item>
    <item>
      <title>Re: PCAL6408a power sequence</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/PCAL6408a-power-sequence/m-p/758686#M5730</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thomas,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is no power sequence requirement for these two power rails. If I/O interface is not powered then nothing works since core operation is from I/O power (VDDP) and POR circuitry is also off.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Tomas&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 26 Jan 2018 18:41:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/PCAL6408a-power-sequence/m-p/758686#M5730</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2018-01-26T18:41:52Z</dc:date>
    </item>
  </channel>
</rss>

