<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックMW7IC008N</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/MW7IC008N/m-p/521574#M3620</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;/P&gt;&lt;P dir="ltr"&gt;&lt;STRONG style=": ; font-size: 10pt; font-family: Arial;"&gt;Product Model Design Kit &lt;/STRONG&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial;"&gt;palette exists within the &lt;/SPAN&gt;schematic window, and I can pick and place model parts to the schematic, the FSL_TECH_INCLUDE element exists in the top-level circuit.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P dir="ltr"&gt; however, when I simulate, I receive the following error messages within the simulator window:&lt;/P&gt;&lt;P dir="ltr"&gt;'FSL_TECH_FET_MET.F1' is an instance of an undefined model 'FSLRFPK_METMOS_v1'&lt;/P&gt;&lt;P dir="ltr"&gt;detected by hpeesofsom during netlist flattening.&lt;/P&gt;&lt;P dir="ltr"&gt;Undefined variable 'Linewidth' (used by expression 'Pad_Width' defined in the subcircuit 'FSL_FET_Gate_Pad_ECP')&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 14:06:41 GMT</pubDate>
    <dc:creator>yaronaharonovic</dc:creator>
    <dc:date>2016-06-15T14:06:41Z</dc:date>
    <item>
      <title>MW7IC008N</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MW7IC008N/m-p/521574#M3620</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;/P&gt;&lt;P dir="ltr"&gt;&lt;STRONG style=": ; font-size: 10pt; font-family: Arial;"&gt;Product Model Design Kit &lt;/STRONG&gt;&lt;SPAN style="font-size: 10pt; font-family: Arial;"&gt;palette exists within the &lt;/SPAN&gt;schematic window, and I can pick and place model parts to the schematic, the FSL_TECH_INCLUDE element exists in the top-level circuit.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P dir="ltr"&gt; however, when I simulate, I receive the following error messages within the simulator window:&lt;/P&gt;&lt;P dir="ltr"&gt;'FSL_TECH_FET_MET.F1' is an instance of an undefined model 'FSLRFPK_METMOS_v1'&lt;/P&gt;&lt;P dir="ltr"&gt;detected by hpeesofsom during netlist flattening.&lt;/P&gt;&lt;P dir="ltr"&gt;Undefined variable 'Linewidth' (used by expression 'Pad_Width' defined in the subcircuit 'FSL_FET_Gate_Pad_ECP')&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 14:06:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MW7IC008N/m-p/521574#M3620</guid>
      <dc:creator>yaronaharonovic</dc:creator>
      <dc:date>2016-06-15T14:06:41Z</dc:date>
    </item>
  </channel>
</rss>

