<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックMIMXRT1175AVM8B Hardware Integration Support or Referance schematic</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/MIMXRT1175AVM8B-Hardware-Integration-Support-or-Referance/m-p/2406405#M33220</link>
    <description>&lt;P&gt;Hi NXP team,&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN&gt;We are designing an AV Controller using your &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;MIMXRT1175AVM8B MCU&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt;. While working on the hardware schematic, we found that the available datasheet and hardware design guidelines do not provide sufficient details for some of the hardware interface configurations, Like regarding the &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;RGMII/Ethernet interface&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt; and the exact MCU pin connections.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN&gt;Therefore, we would appreciate &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;hardware integration support from NXP&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt;, or at least a &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;reference schematic for the MIMXRT1175AVM8B&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt; that we can use as a design reference.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN&gt;Please provide the necessary hardware integration guidance, recommended connections, or any available reference schematic/design files for the &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;Ethernet/RGMII interface&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your support.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
    <pubDate>Wed, 19 Aug 2026 04:58:48 GMT</pubDate>
    <dc:creator>Ntn-Tech</dc:creator>
    <dc:date>2026-08-19T04:58:48Z</dc:date>
    <item>
      <title>MIMXRT1175AVM8B Hardware Integration Support or Referance schematic</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MIMXRT1175AVM8B-Hardware-Integration-Support-or-Referance/m-p/2406405#M33220</link>
      <description>&lt;P&gt;Hi NXP team,&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN&gt;We are designing an AV Controller using your &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;MIMXRT1175AVM8B MCU&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt;. While working on the hardware schematic, we found that the available datasheet and hardware design guidelines do not provide sufficient details for some of the hardware interface configurations, Like regarding the &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;RGMII/Ethernet interface&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt; and the exact MCU pin connections.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN&gt;Therefore, we would appreciate &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;hardware integration support from NXP&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt;, or at least a &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;reference schematic for the MIMXRT1175AVM8B&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt; that we can use as a design reference.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class=""&gt;&lt;SPAN&gt;Please provide the necessary hardware integration guidance, recommended connections, or any available reference schematic/design files for the &lt;/SPAN&gt;&lt;STRONG&gt;&lt;SPAN&gt;Ethernet/RGMII interface&lt;/SPAN&gt;&lt;/STRONG&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your support.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Wed, 19 Aug 2026 04:58:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MIMXRT1175AVM8B-Hardware-Integration-Support-or-Referance/m-p/2406405#M33220</guid>
      <dc:creator>Ntn-Tech</dc:creator>
      <dc:date>2026-08-19T04:58:48Z</dc:date>
    </item>
    <item>
      <title>Re: MIMXRT1175AVM8B Hardware Integration Support or Referance schematic</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MIMXRT1175AVM8B-Hardware-Integration-Support-or-Referance/m-p/2406485#M33224</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/265726"&gt;@Ntn-Tech&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your interest in NXP MIMXRT series!&lt;/P&gt;
&lt;P&gt;NXP provides the schematic for the RT1170-EVKB as a reference design. In addition, &lt;A href="https://www.nxp.com/docs/en/application-note/AN14251.pdf" target="_blank" rel="noopener"&gt;AN14251&lt;/A&gt; provides detailed information on ENET usage and pin configuration. For the RT1175 you are using, please refer to the relevant information in Table 25, “i.MX RT117x – ENET1G RGMII pads.” Before implementing this, it is best to double-check using the ConfigTool provided in MCUXpressoIDE.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;BR /&gt;Gavin&lt;/P&gt;</description>
      <pubDate>Wed, 19 Aug 2026 08:32:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MIMXRT1175AVM8B-Hardware-Integration-Support-or-Referance/m-p/2406485#M33224</guid>
      <dc:creator>Gavin_Jia</dc:creator>
      <dc:date>2026-08-19T08:32:37Z</dc:date>
    </item>
  </channel>
</rss>

