<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックMRF13750H Input Matching Design Simulation</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399253#M33026</link>
    <description>&lt;P&gt;Hello!&lt;/P&gt;&lt;P&gt;I am trying to simulate the input matching network of the MRF13750H-915MHz reference circuit board using Usimmics (I don't have ADS neither AWR)&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am using the same width and length traces as those in NXP datasheet, but the results do not correspond to 915MHz. Does anyone know what I am doing wrong?&lt;/P&gt;&lt;P&gt;Best,&lt;/P&gt;&lt;P&gt;Luis Villanueva&lt;/P&gt;</description>
    <pubDate>Mon, 27 Jul 2026 15:03:14 GMT</pubDate>
    <dc:creator>Luis_V</dc:creator>
    <dc:date>2026-07-27T15:03:14Z</dc:date>
    <item>
      <title>MRF13750H Input Matching Design Simulation</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399253#M33026</link>
      <description>&lt;P&gt;Hello!&lt;/P&gt;&lt;P&gt;I am trying to simulate the input matching network of the MRF13750H-915MHz reference circuit board using Usimmics (I don't have ADS neither AWR)&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am using the same width and length traces as those in NXP datasheet, but the results do not correspond to 915MHz. Does anyone know what I am doing wrong?&lt;/P&gt;&lt;P&gt;Best,&lt;/P&gt;&lt;P&gt;Luis Villanueva&lt;/P&gt;</description>
      <pubDate>Mon, 27 Jul 2026 15:03:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399253#M33026</guid>
      <dc:creator>Luis_V</dc:creator>
      <dc:date>2026-07-27T15:03:14Z</dc:date>
    </item>
    <item>
      <title>Re: MRF13750H Input Matching Design Simulation</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399295#M33028</link>
      <description>&lt;P&gt;Hello Luis_V&lt;/P&gt;
&lt;P&gt;Good day!&lt;/P&gt;
&lt;P&gt;Unfortunately, I haven't used the simulator you're using, so I can't make a complete comparison, but from what I can see, I can tell you the following:&lt;/P&gt;
&lt;P&gt;In ADS/AWR, the original layout includes:&lt;/P&gt;
&lt;UL&gt;
&lt;LI&gt;tee discontinuities,&lt;/LI&gt;
&lt;LI&gt;mitered bends,&lt;/LI&gt;
&lt;LI&gt;open-end effects,&lt;/LI&gt;
&lt;LI&gt;coupling effects.&lt;/LI&gt;
&lt;/UL&gt;
&lt;P&gt;Your schematic uses ideal MLIN sections connected directly.&lt;/P&gt;
&lt;P&gt;Furthermore, I understand that the AWR simulation "takes into account" the parasitic effects that may be present in the package.&lt;/P&gt;
&lt;P&gt;I hope this information has helped you, please let me know if you need help with anything else.&lt;/P&gt;
&lt;P&gt;Have a great day and best of luck.&lt;/P&gt;</description>
      <pubDate>Mon, 27 Jul 2026 19:02:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399295#M33028</guid>
      <dc:creator>RafaR</dc:creator>
      <dc:date>2026-07-27T19:02:31Z</dc:date>
    </item>
    <item>
      <title>Re: MRF13750H Input Matching Design Simulation</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399298#M33029</link>
      <description>&lt;P&gt;Thank you for the information!&lt;/P&gt;</description>
      <pubDate>Mon, 27 Jul 2026 19:13:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MRF13750H-Input-Matching-Design-Simulation/m-p/2399298#M33029</guid>
      <dc:creator>Luis_V</dc:creator>
      <dc:date>2026-07-27T19:13:53Z</dc:date>
    </item>
  </channel>
</rss>

