<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14 in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350971#M31600</link>
    <description>&lt;P&gt;I would be happy to sign an NDA in order to review the document. We make quantum-resistant encryptors and are evaluation different SBC vendors, some of which use the i.MX95. I need to know if the chip provides AES-256 hardware acceleration, and if it support AES-256GCM. One of the vendors suggested I review the reference manual, hence my posting.&lt;/P&gt;</description>
    <pubDate>Tue, 14 Apr 2026 21:32:51 GMT</pubDate>
    <dc:creator>QuiotSecurity</dc:creator>
    <dc:date>2026-04-14T21:32:51Z</dc:date>
    <item>
      <title>i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350908#M31597</link>
      <description>&lt;P&gt;Anyone know where I can find this document:&amp;nbsp;&lt;SPAN&gt;i.MX&lt;/SPAN&gt;&lt;SPAN&gt; 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14? &amp;nbsp;Trying to see if/how i.MX95 supports AES-256 and specifically AES-256GCM.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 14 Apr 2026 17:40:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350908#M31597</guid>
      <dc:creator>QuiotSecurity</dc:creator>
      <dc:date>2026-04-14T17:40:24Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350967#M31599</link>
      <description>&lt;P&gt;HI&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/261684"&gt;@QuiotSecurity&lt;/a&gt;,&lt;BR /&gt;Thank you for contacting NXP Support!&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Please note that this document is not public at the moment and is shared only under an active NDA.&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;If you already have an active NDA, please let me know so we can proceed accordingly.&lt;/P&gt;
&lt;P&gt;&lt;BR /&gt;Best regards,&lt;BR /&gt;Chavira&lt;/P&gt;</description>
      <pubDate>Tue, 14 Apr 2026 21:26:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350967#M31599</guid>
      <dc:creator>Chavira</dc:creator>
      <dc:date>2026-04-14T21:26:10Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350971#M31600</link>
      <description>&lt;P&gt;I would be happy to sign an NDA in order to review the document. We make quantum-resistant encryptors and are evaluation different SBC vendors, some of which use the i.MX95. I need to know if the chip provides AES-256 hardware acceleration, and if it support AES-256GCM. One of the vendors suggested I review the reference manual, hence my posting.&lt;/P&gt;</description>
      <pubDate>Tue, 14 Apr 2026 21:32:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2350971#M31600</guid>
      <dc:creator>QuiotSecurity</dc:creator>
      <dc:date>2026-04-14T21:32:51Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2352510#M31622</link>
      <description>Chavira, How do I start the NDA process?</description>
      <pubDate>Thu, 16 Apr 2026 17:43:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2352510#M31622</guid>
      <dc:creator>QuiotSecurity</dc:creator>
      <dc:date>2026-04-16T17:43:39Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX 95 Applications Processor Security Reference Manual, Rev. 4, 2026-01-14</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2354808#M31665</link>
      <description>&lt;P&gt;Chavira,&amp;nbsp;I didn't receive a reply to my last message. How to we obtain an NDA so we can review the document? We will start testing the i.MX95 for a new design-in opportunity this week.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 22 Apr 2026 17:03:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/i-MX-95-Applications-Processor-Security-Reference-Manual-Rev-4/m-p/2354808#M31665</guid>
      <dc:creator>QuiotSecurity</dc:creator>
      <dc:date>2026-04-22T17:03:43Z</dc:date>
    </item>
  </channel>
</rss>

