<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックRe: I2C Fast Mode Rise/Fall Time Lower Limit</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2174942#M30167</link>
    <description>&lt;P&gt;&lt;SPAN&gt;Hi Tomas,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you for your quick response.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;This is very helpful.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;However, if that's the case, why is there no minimum limit on rise time in Fast-mode Plus, even though it is even faster?&lt;/SPAN&gt;&lt;/P&gt;</description>
    <pubDate>Wed, 24 Sep 2025 09:55:24 GMT</pubDate>
    <dc:creator>MiKK</dc:creator>
    <dc:date>2025-09-24T09:55:24Z</dc:date>
    <item>
      <title>I2C Fast Mode Rise/Fall Time Lower Limit</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2170340#M30066</link>
      <description>&lt;P&gt;The I2C standard (UM10204) specifies a lower limit for the rise/fall time in fast mode.&lt;BR /&gt;Is this specified to manage undershoot and prevent EMS?&lt;BR /&gt;If these are not issues, is it not necessary to adhere to the lower limit?&lt;BR /&gt;※This is the opinion of another manufacturer that handles I2C.&lt;/P&gt;</description>
      <pubDate>Tue, 16 Sep 2025 09:27:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2170340#M30066</guid>
      <dc:creator>MiKK</dc:creator>
      <dc:date>2025-09-16T09:27:59Z</dc:date>
    </item>
    <item>
      <title>Re: I2C Fast Mode Rise/Fall Time Lower Limit</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2170383#M30070</link>
      <description>&lt;P&gt;Hi Keitaro,&lt;/P&gt;
&lt;P&gt;The lower limit is defined not only to manage electromagnetic susceptibility and undershoot, but also to ensure robust signal integrity and interoperability across I²C-compliant devices.&lt;/P&gt;
&lt;P&gt;Here are the key reasons for this specification:&lt;/P&gt;
&lt;P&gt;- Signal Integrity: Excessively fast transitions can cause reflections, ringing, and timing violations, especially in systems with longer traces or higher capacitance. The lower limit helps maintain stable communication.&lt;/P&gt;
&lt;P&gt;- EMS and Undershoot: Fast edges increase high-frequency emissions and can lead to undershoot due to inductive effects. The timing limits help mitigate these risks.&lt;/P&gt;
&lt;P&gt;- Device Compatibility: The I²C bus is designed for multi-device, multi-vendor environments. Adhering to timing specifications ensures reliable operation across all compliant devices.&lt;/P&gt;
&lt;P&gt;While it may be technically feasible to operate outside the lower limit in controlled environments where EMS and undershoot are not concerns, doing so would mean deviating from the I²C standard. This could compromise compatibility and long-term reliability.&lt;/P&gt;
&lt;P&gt;In summary, even if EMS and undershoot are not immediate issues, I recommend adhering to the specified timing limits to maintain compliance and ensure consistent performance.&lt;/P&gt;
&lt;P&gt;BRs, Tomas&lt;/P&gt;</description>
      <pubDate>Tue, 16 Sep 2025 10:25:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2170383#M30070</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2025-09-16T10:25:19Z</dc:date>
    </item>
    <item>
      <title>Re: I2C Fast Mode Rise/Fall Time Lower Limit</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2174942#M30167</link>
      <description>&lt;P&gt;&lt;SPAN&gt;Hi Tomas,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you for your quick response.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;This is very helpful.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;However, if that's the case, why is there no minimum limit on rise time in Fast-mode Plus, even though it is even faster?&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 24 Sep 2025 09:55:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/I2C-Fast-Mode-Rise-Fall-Time-Lower-Limit/m-p/2174942#M30167</guid>
      <dc:creator>MiKK</dc:creator>
      <dc:date>2025-09-24T09:55:24Z</dc:date>
    </item>
  </channel>
</rss>

