<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: bus fault: difference between 2 the same processors in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/bus-fault-difference-between-2-the-same-processors/m-p/2072646#M28216</link>
    <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248620"&gt;@mh3&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your post.&lt;/P&gt;
&lt;P&gt;To help you figure out the issue more accurately, could you please provide more information? You mentioned that you received two batches of K64 processors. Would it be convenient for you to tell me the receipt times of these two batches? Also, could you provide me with the mask information printed on the chips of these two batches? You can&amp;nbsp;take photos like this.&lt;/P&gt;
&lt;DIV id="tinyMceEditorCeleste_Liu_0" class="mceNonEditable lia-copypaste-placeholder"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV id="tinyMceEditorCeleste_Liu_1" class="mceNonEditable lia-copypaste-placeholder"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Image (14).jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/330949i9C1E8C14E4F39926/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Image (14).jpg" alt="Image (14).jpg" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Apart from the dhcp4_client encountering a bus fault on the second batch processors, have you tried other SDK demos? Do they also occur bus faults? In the second batch processors, does only a certain chip have a bus fault, or do all of them have this problem?&lt;/P&gt;
&lt;P&gt;BRs,&lt;/P&gt;
&lt;P&gt;Celeste&lt;/P&gt;</description>
    <pubDate>Wed, 02 Apr 2025 07:44:06 GMT</pubDate>
    <dc:creator>Celeste_Liu</dc:creator>
    <dc:date>2025-04-02T07:44:06Z</dc:date>
    <item>
      <title>bus fault: difference between 2 the same processors</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/bus-fault-difference-between-2-the-same-processors/m-p/2069622#M28171</link>
      <description>&lt;P&gt;Hello NXP,&lt;/P&gt;&lt;P&gt;I have received my second batch of hardware with the k64f processor on it. However i notice a difference between the first batch and the second batch. The first one runs the software and the second one immediately gets a BUS FAULT. You would say a hardware error but a sample project works like a charm. (dhcp4_client) What could cause the difference between the first batch and the second batch?&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;&amp;lt;err&amp;gt; os: ***** BUS FAULT *****&lt;BR /&gt;&amp;lt;err&amp;gt; os: Precise data bus error&lt;BR /&gt;&amp;lt;err&amp;gt; os: BFAR Address: 0x4003d014&lt;BR /&gt;&amp;lt;err&amp;gt; os: r0/a1: 0x4003d000 r1/a2: 0x2000f61c r2/a3: 0x4003d000&lt;BR /&gt;&amp;lt;err&amp;gt; os: r3/a4: 0x68000201 r12/ip: 0x00000777 r14/lr: 0x00014e9d&lt;BR /&gt;&amp;lt;err&amp;gt; os: xpsr: 0x61000000&lt;BR /&gt;&amp;lt;err&amp;gt; os: s[ 0]: 0x00000000 s[ 1]: 0x00025064 s[ 2]: 0x20000b78 s[ 3]: 0x00023285&lt;BR /&gt;&amp;lt;err&amp;gt; os: s[ 4]: 0x00000401 s[ 5]: 0x00000000 s[ 6]: 0x00000000 s[ 7]: 0x00000000&lt;BR /&gt;&amp;lt;err&amp;gt; os: s[ 8]: 0x00024efc s[ 9]: 0x00025064 s[10]: 0x00024efc s[11]: 0x0002423f&lt;BR /&gt;&amp;lt;err&amp;gt; os: s[12]: 0x00024ed4 s[13]: 0x00015733 s[14]: 0x2000acdd s[15]: 0x00025364&lt;BR /&gt;&amp;lt;err&amp;gt; os: fpscr: 0x00025364&lt;BR /&gt;&amp;lt;err&amp;gt; os: Faulting instruction address (r15/pc): 0x00023bc4&lt;BR /&gt;&amp;lt;err&amp;gt; os: &amp;gt;&amp;gt;&amp;gt; ZEPHYR FATAL ERROR 25: Unknown error on CPU 0&lt;BR /&gt;&amp;lt;err&amp;gt; os: Current thread: 0x20004d78 (unknown)&lt;BR /&gt;&amp;lt;err&amp;gt; os: Halting system&lt;BR /&gt;&lt;BR /&gt;and the project config:&lt;/P&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;# Basic networking&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NETWORKING&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_IPV4&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_IPV6&lt;/SPAN&gt;&lt;SPAN&gt;=n&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_TCP&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_ARP&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_UDP&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_DNS_RESOLVER&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;# MQTT&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_MQTT_LIB_TLS&lt;/SPAN&gt;&lt;SPAN&gt;=n&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_MQTT_LIB&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_SOCKETS&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_POSIX_API&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_JSON_LIBRARY&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NEWLIB_LIBC&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NEWLIB_LIBC_FLOAT_PRINTF&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_FPU&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;#memory&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_MAIN_STACK_SIZE&lt;/SPAN&gt;&lt;SPAN&gt;=8192&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;# Network buffers&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_BUF_RX_COUNT&lt;/SPAN&gt;&lt;SPAN&gt;=64&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_BUF_TX_COUNT&lt;/SPAN&gt;&lt;SPAN&gt;=64&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_PKT_RX_COUNT&lt;/SPAN&gt;&lt;SPAN&gt;=64&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_PKT_TX_COUNT&lt;/SPAN&gt;&lt;SPAN&gt;=64&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;# DHCP specific configurations&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_DHCPV4&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_DHCPV4_OPTION_CALLBACKS&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;# Network management&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_MGMT&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_MGMT_EVENT&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;# Logging&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_LOG&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_NET_LOG&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;# Random number generation for MQTT message IDs&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_ENTROPY_GENERATOR&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_TEST_RANDOM_GENERATOR&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;#timers&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_COUNTER&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;SPAN&gt;#miscelanious&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_GPIO&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_SPI&lt;/SPAN&gt;&lt;SPAN&gt;=n&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_SPI_ASYNC&lt;/SPAN&gt;&lt;SPAN&gt;=n&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_ADC&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;CONFIG_JSON_LIBRARY&lt;/SPAN&gt;&lt;SPAN&gt;=y&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/DIV&gt;</description>
      <pubDate>Thu, 27 Mar 2025 16:18:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/bus-fault-difference-between-2-the-same-processors/m-p/2069622#M28171</guid>
      <dc:creator>mh3</dc:creator>
      <dc:date>2025-03-27T16:18:21Z</dc:date>
    </item>
    <item>
      <title>Re: bus fault: difference between 2 the same processors</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/bus-fault-difference-between-2-the-same-processors/m-p/2072646#M28216</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/248620"&gt;@mh3&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your post.&lt;/P&gt;
&lt;P&gt;To help you figure out the issue more accurately, could you please provide more information? You mentioned that you received two batches of K64 processors. Would it be convenient for you to tell me the receipt times of these two batches? Also, could you provide me with the mask information printed on the chips of these two batches? You can&amp;nbsp;take photos like this.&lt;/P&gt;
&lt;DIV id="tinyMceEditorCeleste_Liu_0" class="mceNonEditable lia-copypaste-placeholder"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;DIV id="tinyMceEditorCeleste_Liu_1" class="mceNonEditable lia-copypaste-placeholder"&gt;&amp;nbsp;&lt;/DIV&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Image (14).jpg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/330949i9C1E8C14E4F39926/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Image (14).jpg" alt="Image (14).jpg" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Apart from the dhcp4_client encountering a bus fault on the second batch processors, have you tried other SDK demos? Do they also occur bus faults? In the second batch processors, does only a certain chip have a bus fault, or do all of them have this problem?&lt;/P&gt;
&lt;P&gt;BRs,&lt;/P&gt;
&lt;P&gt;Celeste&lt;/P&gt;</description>
      <pubDate>Wed, 02 Apr 2025 07:44:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/bus-fault-difference-between-2-the-same-processors/m-p/2072646#M28216</guid>
      <dc:creator>Celeste_Liu</dc:creator>
      <dc:date>2025-04-02T07:44:06Z</dc:date>
    </item>
  </channel>
</rss>

