<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックClarifications required on SBC FS2613</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2066939#M28118</link>
    <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;I am working on SBC module development. Part number(MFS2613AMDA6_REV_A).&lt;/P&gt;&lt;P&gt;I have gone through SBC product datasheet and I have clarifications on following points.&lt;/P&gt;&lt;P&gt;1. In simplified functional state diagram, Is that Fail safe state and main state has common Standby mode and LPOFF mode or having separate one for each state?&lt;/P&gt;&lt;P&gt;2. I saw there is a possibility to transit the SBC state from FS Standby mode to FS Init phase by Wake events and through SBC main sate Normal mode. So, is that correct? and do we have other alternate options to transit the SBC State directly from Standby mode to init Fs state?&lt;/P&gt;</description>
    <pubDate>Mon, 24 Mar 2025 06:00:30 GMT</pubDate>
    <dc:creator>Sivahari</dc:creator>
    <dc:date>2025-03-24T06:00:30Z</dc:date>
    <item>
      <title>Clarifications required on SBC FS2613</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2066939#M28118</link>
      <description>&lt;P&gt;Hi Team,&lt;/P&gt;&lt;P&gt;I am working on SBC module development. Part number(MFS2613AMDA6_REV_A).&lt;/P&gt;&lt;P&gt;I have gone through SBC product datasheet and I have clarifications on following points.&lt;/P&gt;&lt;P&gt;1. In simplified functional state diagram, Is that Fail safe state and main state has common Standby mode and LPOFF mode or having separate one for each state?&lt;/P&gt;&lt;P&gt;2. I saw there is a possibility to transit the SBC state from FS Standby mode to FS Init phase by Wake events and through SBC main sate Normal mode. So, is that correct? and do we have other alternate options to transit the SBC State directly from Standby mode to init Fs state?&lt;/P&gt;</description>
      <pubDate>Mon, 24 Mar 2025 06:00:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2066939#M28118</guid>
      <dc:creator>Sivahari</dc:creator>
      <dc:date>2025-03-24T06:00:30Z</dc:date>
    </item>
    <item>
      <title>Re: Clarifications required on SBC FS2613</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2067126#M28128</link>
      <description>&lt;P&gt;Hi Sivahari,&lt;/P&gt;
&lt;P&gt;1. In simplified functional state diagram, Is that Fail safe state and main state has common Standby mode and LPOFF mode or having separate one for each state?&lt;/P&gt;
&lt;P&gt;&lt;FONT color="#0000FF"&gt;[A] Same. Please refer to the registers by which the FS26 will transfer to Pre-Standby mode in Fail-Safe (Standby Power Down sequence in Main) and to Pre-LPOFF mode (LPOFF Power Down sequence in Main). You can transit to Pre-modes in the Fail-Safe and the FS26 will stay in Normal mode.&amp;nbsp;&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;2. I saw there is a possibility to transit the SBC state from FS Standby mode to FS Init phase by Wake events and through SBC main sate Normal mode. So, is that correct? and do we have other alternate options to transit the SBC State directly from Standby mode to init Fs state?&lt;/P&gt;
&lt;P&gt;&lt;FONT color="#0000FF"&gt;[A] No, this is not possible. From Standby mode you need to start from the "Default M_OTP Loading". To INIT FS the FS26 will switch automatically from Pre-Standby mode, if&amp;nbsp;FS_LP_REQ [7:0] will not be set to 0x55 within 10 ms after&amp;nbsp;FS_LP_REQ [7:0] set to 0xAA.&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;With Best Regards,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;Jozef&lt;/P&gt;</description>
      <pubDate>Mon, 24 Mar 2025 09:29:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2067126#M28128</guid>
      <dc:creator>JozefKozon</dc:creator>
      <dc:date>2025-03-24T09:29:05Z</dc:date>
    </item>
    <item>
      <title>Re: Clarifications required on SBC FS2613</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2067166#M28129</link>
      <description>&lt;P&gt;Hi Jozef,&lt;/P&gt;&lt;P&gt;Thanks for your reply. From your point i understood that Standby mode and LPOFF mode is common for both Failsafe and Main state.&lt;/P&gt;&lt;P&gt;But we need to give any wake events(Wake1, Wake2, GPIO1, GPIO2, LDT and CSB pin) to bring SBC from Standby mode to&amp;nbsp;&lt;SPAN&gt;"Default M_OTP Loading" right as it was mentioned in State diagram (15.1 simplified State diagram)?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;And once it reached to "Default M_OTP Loading" from Standby mode then what about the LBIST test and Fail safe register configurations? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Whether LBIST perform again and Fail safe register settings load with default values?.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 24 Mar 2025 10:07:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2067166#M28129</guid>
      <dc:creator>Sivahari</dc:creator>
      <dc:date>2025-03-24T10:07:27Z</dc:date>
    </item>
    <item>
      <title>Re: Clarifications required on SBC FS2613</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2067255#M28134</link>
      <description>&lt;P&gt;Hi Sivahari,&lt;/P&gt;
&lt;P&gt;Thanks for your reply. From your point i understood that Standby mode and LPOFF mode is common for both Failsafe and Main state.&lt;/P&gt;
&lt;P&gt;&lt;FONT color="#0000FF"&gt;[A] Correct.&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;But we need to give any wake events(Wake1, Wake2, GPIO1, GPIO2, LDT and CSB pin) to bring SBC from Standby mode to&amp;nbsp;&lt;SPAN&gt;"Default M_OTP Loading" right as it was mentioned in State diagram (15.1 simplified State diagram)?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;&lt;FONT color="#0000FF"&gt;[A] Yes, correct.&lt;/FONT&gt;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;And once it reached to "Default M_OTP Loading" from Standby mode then what about the LBIST test and Fail safe register configurations?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Whether LBIST perform again and Fail safe register settings load with default values?.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;FONT color="#0000FF"&gt;&lt;SPAN&gt;[A] The Fail-Safe will start from the beginning. Please refer to the window in the top of the Fail-Safe section. Deepening on the LBIST_STDBY_OTP [7:0] register settings the LBIST will be performed or bypassed if FS26 is coming from Standby mode.&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="JozefKozon_0-1742818644063.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/329519iC8B08A20FC381990/image-size/medium?v=v2&amp;amp;px=400" role="button" title="JozefKozon_0-1742818644063.png" alt="JozefKozon_0-1742818644063.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;With Best Regards,&lt;/P&gt;
&lt;P&gt;Jozef&lt;/P&gt;</description>
      <pubDate>Mon, 24 Mar 2025 12:20:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Clarifications-required-on-SBC-FS2613/m-p/2067255#M28134</guid>
      <dc:creator>JozefKozon</dc:creator>
      <dc:date>2025-03-24T12:20:50Z</dc:date>
    </item>
  </channel>
</rss>

