<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックRe: GD3162</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2041665#M27437</link>
    <description>1. Sona Comstar&lt;BR /&gt;2. Project on two-wheeler bike.&lt;BR /&gt;Rest of the information I'm no supposed to disclose on NXP. Kindly support.</description>
    <pubDate>Tue, 11 Feb 2025 09:41:32 GMT</pubDate>
    <dc:creator>Akshat_VE02376</dc:creator>
    <dc:date>2025-02-11T09:41:32Z</dc:date>
    <item>
      <title>GD3162</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2040589#M27413</link>
      <description>&lt;P&gt;Hi NXP, this is regarding the INTB pin of the gate driver. If a gate driver is having a fault since the initial power up, then will the INTB pin will be low since the very starting itself? In this case the transition of INTB pin won't occur and ISR will not be invoked since it requires a transition, right? Currently we are using S32K322 micro with GD3162 and instead of relying on ISR, we are reading the status of INTB pin to move to fault state. I even tried clearing the STATUS registers 1 and 2 at during the Initialization by writing 3ff to the data bits of the STAUS registers. But still, this didn't help&lt;/P&gt;</description>
      <pubDate>Mon, 10 Feb 2025 04:35:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2040589#M27413</guid>
      <dc:creator>Akshat_VE02376</dc:creator>
      <dc:date>2025-02-10T04:35:19Z</dc:date>
    </item>
    <item>
      <title>Re: GD3162</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2040643#M27415</link>
      <description>&lt;P&gt;And also, please let me know that if I set the RESET bit in the MODE2 register to 1 then will the faults present be cleared for a while and INTB will be asserted to HIGH? Because to detect the fault clearly, I need a transition of INTB from low to high which is indeed not happening.&lt;/P&gt;</description>
      <pubDate>Mon, 10 Feb 2025 06:34:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2040643#M27415</guid>
      <dc:creator>Akshat_VE02376</dc:creator>
      <dc:date>2025-02-10T06:34:37Z</dc:date>
    </item>
    <item>
      <title>Re: GD3162</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2041411#M27431</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;SPAN&gt;Akshat&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Can you fill below information for this case background?&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;1: company name&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;2: end product&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;3: volume/annual&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 11 Feb 2025 05:30:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2041411#M27431</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2025-02-11T05:30:44Z</dc:date>
    </item>
    <item>
      <title>Re: GD3162</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2041665#M27437</link>
      <description>1. Sona Comstar&lt;BR /&gt;2. Project on two-wheeler bike.&lt;BR /&gt;Rest of the information I'm no supposed to disclose on NXP. Kindly support.</description>
      <pubDate>Tue, 11 Feb 2025 09:41:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2041665#M27437</guid>
      <dc:creator>Akshat_VE02376</dc:creator>
      <dc:date>2025-02-11T09:41:32Z</dc:date>
    </item>
    <item>
      <title>Re: GD3162</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2043352#M27462</link>
      <description>&lt;P&gt;At powerup, the GD has a boot up time. During this time, INTA &amp;amp; INTB will be maintained low. If a fault condition is present, and it's associated filter time has expired before the duration of the boot up time, then no edges will e generated on INTB, i.e. INTB will remain low.&lt;/P&gt;
&lt;P&gt;When resetting, the driver, if the fault condition is still present during this reset, the INTB pin will not go high, as the fault filter time will still be expired.&lt;/P&gt;
&lt;P&gt;Detection of a fault should be made on high to low transition and low state of INTB at powerup.&lt;/P&gt;</description>
      <pubDate>Thu, 13 Feb 2025 10:17:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GD3162/m-p/2043352#M27462</guid>
      <dc:creator>guoweisun</dc:creator>
      <dc:date>2025-02-13T10:17:47Z</dc:date>
    </item>
  </channel>
</rss>

