<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックSRIO initialzation problem between MSC8156 and Virtex 6 FPGA</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/SRIO-initialzation-problem-between-MSC8156-and-Virtex-6-FPGA/m-p/242596#M2733</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We using the SRIO with a point to point link between the MSC8156 and a Xilinx Virtex 6 FPGA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is two different problem:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- Since we have remove the SRIO switch between DSP and FPGA, sometimes after a system power up, the DSP SRIO initialization is stuck in the do while loop after the srio_recover function (file msc815x_srio_init.c ).&lt;/P&gt;&lt;P&gt;Is it a known problem or hawe we forget to do something ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- When the DSP reboot and the FPGA doesn't reboot (hardware reason) we use the fonction srioResetNeighbour (file tundra_stx.c) to reset the SRIO part of the FPGA.&lt;/P&gt;&lt;P&gt;But it doesn't work the FPGA is already discovered and the DSP is stuck srioNeighbourIsSwitch function wait loop (still in file tundra_stx.c).&lt;/P&gt;&lt;P&gt;Is there a solution to avoid this problem, because SRIO link is our only one communication link between DSP and FPGA ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks is advance&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jimmy&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 27 Jun 2013 12:45:48 GMT</pubDate>
    <dc:creator>Jim95</dc:creator>
    <dc:date>2013-06-27T12:45:48Z</dc:date>
    <item>
      <title>SRIO initialzation problem between MSC8156 and Virtex 6 FPGA</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/SRIO-initialzation-problem-between-MSC8156-and-Virtex-6-FPGA/m-p/242596#M2733</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We using the SRIO with a point to point link between the MSC8156 and a Xilinx Virtex 6 FPGA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is two different problem:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- Since we have remove the SRIO switch between DSP and FPGA, sometimes after a system power up, the DSP SRIO initialization is stuck in the do while loop after the srio_recover function (file msc815x_srio_init.c ).&lt;/P&gt;&lt;P&gt;Is it a known problem or hawe we forget to do something ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- When the DSP reboot and the FPGA doesn't reboot (hardware reason) we use the fonction srioResetNeighbour (file tundra_stx.c) to reset the SRIO part of the FPGA.&lt;/P&gt;&lt;P&gt;But it doesn't work the FPGA is already discovered and the DSP is stuck srioNeighbourIsSwitch function wait loop (still in file tundra_stx.c).&lt;/P&gt;&lt;P&gt;Is there a solution to avoid this problem, because SRIO link is our only one communication link between DSP and FPGA ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks is advance&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Jimmy&lt;/P&gt;&lt;P&gt;&lt;SPAN class="mce_paste_marker"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Jun 2013 12:45:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/SRIO-initialzation-problem-between-MSC8156-and-Virtex-6-FPGA/m-p/242596#M2733</guid>
      <dc:creator>Jim95</dc:creator>
      <dc:date>2013-06-27T12:45:48Z</dc:date>
    </item>
  </channel>
</rss>

