<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: GPIO MPC8315 board in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/GPIO-MPC8315-board/m-p/216632#M2549</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I fixed it myself! And some changes had to be made. The erase-button is not needed in the dts file. Further since the Gpio pin 7 needs to be controlled, the value in gpiochipN/base should be added with 7 and then the command should be given&lt;/P&gt;&lt;P&gt;echo N+7 &amp;gt; export.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Further in order to make the GPIO pin to be functional the SICRH register should be reset for GPIO pin 7 to be enabled. The bits 6 and 7 of SICRH register in 0xe0000118 should be set 1 so that the pin 7 would become functional. Thanks all if u happened to visit my post here!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 27 Jun 2011 14:06:08 GMT</pubDate>
    <dc:creator>Vasanthragavend</dc:creator>
    <dc:date>2011-06-27T14:06:08Z</dc:date>
    <item>
      <title>GPIO MPC8315 board</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GPIO-MPC8315-board/m-p/216631#M2548</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I am using a MPC8315ERDB board. For this i've an external button which is connected to GPIO pin 7 of the board. And if this button is pressed then certain files have to be deleted. Browsing through the internet i found that GPIO drivers have to be included into the kernel and hence i set a 'y' to CONFIG_MPC8xxx_GPIO, CONFIG_GPIO_SYSFS and CONFIG_ARCH_WANT_OPTIONAL_GPIOLIB etc. And the dts file has be modified to include the following lines&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;gpio1: gpio-controller@c00 {&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;#gpio-cells = &amp;lt;2&amp;gt;;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;compatible = "fsl,mpc8315-gpio", "fsl,mpc8349-gpio";&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;reg = &amp;lt;0xc00 0x100&amp;gt;;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;interrupts = &amp;lt;74 0x8&amp;gt;;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;interrupt-parent = &amp;lt;&amp;amp;ipic&amp;gt;;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;gpio-controller;&amp;nbsp;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; }; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;this is included under immr@e0000000.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;further i included&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;erase-button@0 {&lt;/P&gt;&lt;P&gt;compatible = "erase-button";&lt;/P&gt;&lt;P&gt;interrupts = &amp;lt;7 2&amp;gt;;&lt;/P&gt;&lt;P&gt;interrupt-parent = &amp;lt;&amp;amp;gpio1&amp;gt;;&lt;/P&gt;&lt;P&gt;};&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;am i right in including this? coz after compiling the kernel i get a folder under /sys/class/gpio. I did an export using&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;echo 192 &amp;gt; /sys/class/gpio/export.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;192 was the number appearing in gpiochip192/base.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;It created another folder gpio192.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;However i'm not able to set the value in them nor the direction.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;echo 1 &amp;gt; /sys/class/gpio/gpio192/value&lt;/P&gt;&lt;P&gt;cat&amp;nbsp;/sys/class/gpio/gpio192/value﻿&lt;/P&gt;&lt;P&gt;returns a value of 0 only.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Am i doing it correctly? How to check it programatically if the button is pressed and take the corresponding action! Plz help!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;My kernel version is 2.6.35.9.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanking you in advance.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Jun 2011 13:55:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GPIO-MPC8315-board/m-p/216631#M2548</guid>
      <dc:creator>Vasanthragavend</dc:creator>
      <dc:date>2011-06-22T13:55:32Z</dc:date>
    </item>
    <item>
      <title>Re: GPIO MPC8315 board</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/GPIO-MPC8315-board/m-p/216632#M2549</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I fixed it myself! And some changes had to be made. The erase-button is not needed in the dts file. Further since the Gpio pin 7 needs to be controlled, the value in gpiochipN/base should be added with 7 and then the command should be given&lt;/P&gt;&lt;P&gt;echo N+7 &amp;gt; export.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Further in order to make the GPIO pin to be functional the SICRH register should be reset for GPIO pin 7 to be enabled. The bits 6 and 7 of SICRH register in 0xe0000118 should be set 1 so that the pin 7 would become functional. Thanks all if u happened to visit my post here!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Jun 2011 14:06:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/GPIO-MPC8315-board/m-p/216632#M2549</guid>
      <dc:creator>Vasanthragavend</dc:creator>
      <dc:date>2011-06-27T14:06:08Z</dc:date>
    </item>
  </channel>
</rss>

