<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Which byte lanes are used from the DDR-Controller in the... in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/Which-byte-lanes-are-used-from-the-DDR-Controller-in-the/m-p/216320#M2516</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Which byte lanes are used from the DDR-Controller in the MPC8378 in 32 Bit-Mode - MDQ63 to MDQ32 or MDQ31 to MDQ0? MECC's shall be the same&amp;nbsp; - i think&lt;BR /&gt;&lt;BR /&gt;Thanks for any tip&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 15 Jan 2009 17:10:39 GMT</pubDate>
    <dc:creator>admin</dc:creator>
    <dc:date>2009-01-15T17:10:39Z</dc:date>
    <item>
      <title>Which byte lanes are used from the DDR-Controller in the...</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Which-byte-lanes-are-used-from-the-DDR-Controller-in-the/m-p/216320#M2516</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Which byte lanes are used from the DDR-Controller in the MPC8378 in 32 Bit-Mode - MDQ63 to MDQ32 or MDQ31 to MDQ0? MECC's shall be the same&amp;nbsp; - i think&lt;BR /&gt;&lt;BR /&gt;Thanks for any tip&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Jan 2009 17:10:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Which-byte-lanes-are-used-from-the-DDR-Controller-in-the/m-p/216320#M2516</guid>
      <dc:creator>admin</dc:creator>
      <dc:date>2009-01-15T17:10:39Z</dc:date>
    </item>
    <item>
      <title>Re: Which byte lanes are used from the DDR-Controller in the...</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Which-byte-lanes-are-used-from-the-DDR-Controller-in-the/m-p/216321#M2517</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Lower order bits [0:31] should be used.&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 15 Jan 2009 22:37:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Which-byte-lanes-are-used-from-the-DDR-Controller-in-the/m-p/216321#M2517</guid>
      <dc:creator>genuap</dc:creator>
      <dc:date>2009-01-15T22:37:04Z</dc:date>
    </item>
  </channel>
</rss>

