<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックRe: DDR2 data lines not being driven in write cycle (MPC8377)</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214667#M2462</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Some additional information.&amp;nbsp; All 8 MDQS and MDM signals are driven for access, even if we are doing byte level accesses.&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sat, 10 Jan 2009 00:54:09 GMT</pubDate>
    <dc:creator>mvonahnen</dc:creator>
    <dc:date>2009-01-10T00:54:09Z</dc:date>
    <item>
      <title>DDR2 data lines not being driven in write cycle (MPC8377)</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214666#M2461</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Has anybody seen an issue where the MQxx data lines do not drive the bus in a write cycle?&amp;nbsp; We have a new board we have designed.&lt;BR /&gt;&lt;BR /&gt;We are using 64 bit bus,&amp;nbsp; using 4x MT47H64M16HR-3IT memory chips from Micron.&amp;nbsp; We have tried running the DDR2 at a slow speed just to verify operation, so we have configured it for a 133 MHz clock rate.&amp;nbsp; We are seeing all of the control signals and captured a write cycle with our oscope / logic analyzer.&amp;nbsp; Every thing looks good, except for the data lines do not appear to drive.&amp;nbsp; When ODT is enabled, the data lines are at 0.9 V while MDQS is toggling.&lt;BR /&gt;&lt;BR /&gt;We suspect pretty much everything in the design, but we have verified the following things:&lt;BR /&gt;&lt;BR /&gt;1.&amp;nbsp; All of the 1.8 V supply pins have power.&lt;BR /&gt;2.&amp;nbsp; The processor is getting clocks.&lt;BR /&gt;3.&amp;nbsp; The output DDR2 clocks are what are expected.&lt;BR /&gt;&lt;BR /&gt;We are configuring the reset configuration words from the CodeWarrior USB TAP.&amp;nbsp; &lt;BR /&gt;&lt;BR /&gt;I have attached our measurement.&amp;nbsp; Note, the CS# / Clock relationship shown by the logic analyzer traces does not represent the actual timing.&lt;BR /&gt;&lt;BR /&gt;Any suggestions on things to go look at?&lt;BR /&gt;&lt;BR /&gt;&lt;A href="http://www.freescale.com/files/community_files/MCUCOMM/1841_atlas_wr_all_ones.jpg" rel="nofollow" target="_self"&gt;atlas_wr_all_ones.jpg&lt;/A&gt;&lt;DIV class="message-edit-history"&gt;&lt;SPAN class="edit-author"&gt;Message Edited by t.dowe on&lt;/SPAN&gt; &lt;SPAN class="local-date"&gt;2009-10-20&lt;/SPAN&gt; &lt;SPAN class="local-time"&gt;01:03 PM&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Jan 2009 21:30:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214666#M2461</guid>
      <dc:creator>mvonahnen</dc:creator>
      <dc:date>2009-01-09T21:30:10Z</dc:date>
    </item>
    <item>
      <title>Re: DDR2 data lines not being driven in write cycle (MPC8377)</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214667#M2462</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Some additional information.&amp;nbsp; All 8 MDQS and MDM signals are driven for access, even if we are doing byte level accesses.&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 10 Jan 2009 00:54:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214667#M2462</guid>
      <dc:creator>mvonahnen</dc:creator>
      <dc:date>2009-01-10T00:54:09Z</dc:date>
    </item>
    <item>
      <title>Re: DDR2 data lines not being driven in write cycle (MPC8377)</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214668#M2463</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;The problem was found, a pull down was mistakenly placed on CFG_LYNX_TEST (which shares a pin with USB1_STP).&amp;nbsp; This caused the part to go into a partial test mode.&amp;nbsp; Removing the pull down fixed the issue.&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jul 2009 19:54:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/DDR2-data-lines-not-being-driven-in-write-cycle-MPC8377/m-p/214668#M2463</guid>
      <dc:creator>mvonahnen</dc:creator>
      <dc:date>2009-07-14T19:54:34Z</dc:date>
    </item>
  </channel>
</rss>

