<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MC56F84786 SPI CS Pin Timing Configuration in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1753812#M20000</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;when you configure the SPI in master mode, the /CS signal can be driven automatically or drive as a Gpio pin.&lt;/P&gt;
&lt;P&gt;If you want to drive /CS automatically when the SPI transfer data, pls configure the register.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="xiangjun_rong_0-1699413145600.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/248885iD0FD69DB6F9F8F5A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="xiangjun_rong_0-1699413145600.png" alt="xiangjun_rong_0-1699413145600.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You should configure SSB_DDR=1, SSB_AUTO=1, SSB_ODM=0, SSB_STRB=1 if you want the SPI master to drive the SS automatically.&lt;/P&gt;
&lt;P&gt;Pls have a try&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
    <pubDate>Wed, 08 Nov 2023 03:15:03 GMT</pubDate>
    <dc:creator>xiangjun_rong</dc:creator>
    <dc:date>2023-11-08T03:15:03Z</dc:date>
    <item>
      <title>MC56F84786 SPI CS Pin Timing Configuration</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1753627#M19995</link>
      <description>&lt;P&gt;Dear Mr. and Mrs.,&lt;/P&gt;&lt;P&gt;I couldnt find any configuration for timing CS pin like configuration of SPC series PowerPC controller on CodeWarrior. I need this because When I set CS pin end of sending dummy data, Pin is getting high during data send. Due to this reason, I faced with problem which getting data from SPI line. Should I solve this problem by setting CS pin after getting data. Is there any register for timing of CS pin. Thanks in advance for precious supports.&lt;/P&gt;&lt;P&gt;Regards.&lt;/P&gt;&lt;P&gt;Sidar.&lt;/P&gt;</description>
      <pubDate>Tue, 07 Nov 2023 17:13:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1753627#M19995</guid>
      <dc:creator>20Sidar04</dc:creator>
      <dc:date>2023-11-07T17:13:00Z</dc:date>
    </item>
    <item>
      <title>Re: MC56F84786 SPI CS Pin Timing Configuration</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1753812#M20000</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;when you configure the SPI in master mode, the /CS signal can be driven automatically or drive as a Gpio pin.&lt;/P&gt;
&lt;P&gt;If you want to drive /CS automatically when the SPI transfer data, pls configure the register.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="xiangjun_rong_0-1699413145600.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/248885iD0FD69DB6F9F8F5A/image-size/medium?v=v2&amp;amp;px=400" role="button" title="xiangjun_rong_0-1699413145600.png" alt="xiangjun_rong_0-1699413145600.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;You should configure SSB_DDR=1, SSB_AUTO=1, SSB_ODM=0, SSB_STRB=1 if you want the SPI master to drive the SS automatically.&lt;/P&gt;
&lt;P&gt;Pls have a try&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Wed, 08 Nov 2023 03:15:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1753812#M20000</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2023-11-08T03:15:03Z</dc:date>
    </item>
    <item>
      <title>Re: MC56F84786 SPI CS Pin Timing Configuration</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1754341#M20020</link>
      <description>&lt;P&gt;Dear&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/26034"&gt;@xiangjun_rong&lt;/a&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;After configuring Microcontroller as following your decription, The CS pin is pulled high after each byte. But I want the CS pin keep low until the last byte transfer is completed. How can i solve this problem?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Regards.&lt;/P&gt;&lt;P&gt;Sidar&lt;/P&gt;</description>
      <pubDate>Wed, 08 Nov 2023 16:35:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1754341#M20020</guid>
      <dc:creator>20Sidar04</dc:creator>
      <dc:date>2023-11-08T16:35:23Z</dc:date>
    </item>
    <item>
      <title>Re: MC56F84786 SPI CS Pin Timing Configuration</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1754342#M20021</link>
      <description>&lt;P&gt;Following picture is describe my problem. Other microcontroller IDE has configuration to keep cs low pin until last data byte transfer. Such as S32&amp;nbsp;&lt;SPAN&gt;&amp;nbsp;PCS continuous checkbox.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 08 Nov 2023 16:38:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1754342#M20021</guid>
      <dc:creator>20Sidar04</dc:creator>
      <dc:date>2023-11-08T16:38:55Z</dc:date>
    </item>
    <item>
      <title>Re: MC56F84786 SPI CS Pin Timing Configuration</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1755412#M20049</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;I have checked the spi timing in the attached picture, obviously, the waveform is correct, the /CS low interval covers the data transfer.&lt;/P&gt;
&lt;P&gt;If you do want to clear the /CS until all data are transferred, you can use any GPIO pin or just configure the /CS pin of master spi as GPIO output mode, not all the peripherals pins are multiplexed with GPIO. First of all, just configure the /CS pin as GPIO output mode, before you transfer any data, clear the GPIO, after the transfer is over, set the GPIO pin.&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Fri, 10 Nov 2023 07:15:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/MC56F84786-SPI-CS-Pin-Timing-Configuration/m-p/1755412#M20049</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2023-11-10T07:15:54Z</dc:date>
    </item>
  </channel>
</rss>

