<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: NXP CAN Replace the problem in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/NXP-CAN-Replace-the-problem/m-p/1704292#M18915</link>
    <description>&lt;P data-unlink="true"&gt;Hi&amp;nbsp;&lt;SPAN data-proxy-id="aura-pos-lib-24"&gt;Yufeng,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P data-unlink="true"&gt;&lt;SPAN&gt;Both the TJA1042BT and TJA1042CT are based on our latest SOI3+ process.&amp;nbsp;Below you can see the improvements and benefits of this process. They also have a shorter propagation delay supporting larger network topologies.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;The TJA1042T and&amp;nbsp;TJA1042CT have the SPLIT pin (#5)&amp;nbsp;for stabilizing the recessive bus level.&lt;BR /&gt;The TJA1042T(K)/3 and TJA1042BT(K) have the VIO pin (#5) for interfacing with 3.3V MCUs.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;All these information can be found in the&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/data-sheet/TJA1042.pdf" target="_blank" rel="noopener" shape="rect"&gt;datasheet&lt;/A&gt;.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;The max. data rate of 5 kbps is a typo, the correct one is of course&amp;nbsp;5 Mbit/s.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Capture.JPG" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/236317iE2E39EABBD4124C8/image-size/large?v=v2&amp;amp;px=999" role="button" title="Capture.JPG" alt="Capture.JPG" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;BR, Tomas&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Mon, 14 Aug 2023 10:05:24 GMT</pubDate>
    <dc:creator>TomasVaverka</dc:creator>
    <dc:date>2023-08-14T10:05:24Z</dc:date>
    <item>
      <title>NXP CAN Replace the problem</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/NXP-CAN-Replace-the-problem/m-p/1704211#M18914</link>
      <description>&lt;P&gt;Please see the below pictures for TJA1042T and TJA1042CT.&lt;/P&gt;&lt;P&gt;The old part number TJA1042T is not&amp;nbsp;recommend for new design.&lt;/P&gt;&lt;P&gt;The TJA1042CT can P2P Replace the TJA1042T. But the Data rata[max ]kbps is different.&lt;/P&gt;&lt;P&gt;TJA1042T :&amp;nbsp; 5000 Kbps&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/P&gt;&lt;P&gt;TJA1042CT :&amp;nbsp; 5 kbps.&lt;/P&gt;&lt;P&gt;please comfirm the&amp;nbsp; data rate is&amp;nbsp; TJA1042CT :&amp;nbsp; 5 kbps or&amp;nbsp; 5000kbps?&lt;/P&gt;&lt;P&gt;Why TJA1042CT&amp;nbsp; is cheaper than TJA1042T .&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TJA1042CT.png" style="width: 857px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/236279i82A923C40BEBAF23/image-size/large?v=v2&amp;amp;px=999" role="button" title="TJA1042CT.png" alt="TJA1042CT.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="TJA1042T.png" style="width: 842px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/236280i60A4B19909F3B0AC/image-size/large?v=v2&amp;amp;px=999" role="button" title="TJA1042T.png" alt="TJA1042T.png" /&gt;&lt;/span&gt;&lt;/P&gt;</description>
      <pubDate>Mon, 14 Aug 2023 08:55:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/NXP-CAN-Replace-the-problem/m-p/1704211#M18914</guid>
      <dc:creator>TeemoLi</dc:creator>
      <dc:date>2023-08-14T08:55:13Z</dc:date>
    </item>
    <item>
      <title>Re: NXP CAN Replace the problem</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/NXP-CAN-Replace-the-problem/m-p/1704292#M18915</link>
      <description>&lt;P data-unlink="true"&gt;Hi&amp;nbsp;&lt;SPAN data-proxy-id="aura-pos-lib-24"&gt;Yufeng,&lt;/SPAN&gt;&lt;/P&gt;
&lt;P data-unlink="true"&gt;&lt;SPAN&gt;Both the TJA1042BT and TJA1042CT are based on our latest SOI3+ process.&amp;nbsp;Below you can see the improvements and benefits of this process. They also have a shorter propagation delay supporting larger network topologies.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;The TJA1042T and&amp;nbsp;TJA1042CT have the SPLIT pin (#5)&amp;nbsp;for stabilizing the recessive bus level.&lt;BR /&gt;The TJA1042T(K)/3 and TJA1042BT(K) have the VIO pin (#5) for interfacing with 3.3V MCUs.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;All these information can be found in the&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/data-sheet/TJA1042.pdf" target="_blank" rel="noopener" shape="rect"&gt;datasheet&lt;/A&gt;.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;The max. data rate of 5 kbps is a typo, the correct one is of course&amp;nbsp;5 Mbit/s.&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&amp;nbsp;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Capture.JPG" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/236317iE2E39EABBD4124C8/image-size/large?v=v2&amp;amp;px=999" role="button" title="Capture.JPG" alt="Capture.JPG" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P style="margin: 0cm;"&gt;BR, Tomas&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 14 Aug 2023 10:05:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/NXP-CAN-Replace-the-problem/m-p/1704292#M18915</guid>
      <dc:creator>TomasVaverka</dc:creator>
      <dc:date>2023-08-14T10:05:24Z</dc:date>
    </item>
  </channel>
</rss>

