<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LS1028A reference clocks in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/LS1028A-reference-clocks/m-p/1683706#M18387</link>
    <description>&lt;P&gt;Dear NXP support team&lt;/P&gt;&lt;P&gt;In the NXP LS1028A reference design 100MHz LP-HCSL clock was used for SerDes 1&amp;amp;2 reference and PCIe reference.&lt;/P&gt;&lt;P&gt;Can these clocks be 100 MHz HCSL instead of LP-HCSL?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;With Regards&lt;/P&gt;&lt;P&gt;Krishnam Raju M&lt;/P&gt;</description>
    <pubDate>Fri, 07 Jul 2023 06:50:17 GMT</pubDate>
    <dc:creator>mkraj</dc:creator>
    <dc:date>2023-07-07T06:50:17Z</dc:date>
    <item>
      <title>LS1028A reference clocks</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/LS1028A-reference-clocks/m-p/1683706#M18387</link>
      <description>&lt;P&gt;Dear NXP support team&lt;/P&gt;&lt;P&gt;In the NXP LS1028A reference design 100MHz LP-HCSL clock was used for SerDes 1&amp;amp;2 reference and PCIe reference.&lt;/P&gt;&lt;P&gt;Can these clocks be 100 MHz HCSL instead of LP-HCSL?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;With Regards&lt;/P&gt;&lt;P&gt;Krishnam Raju M&lt;/P&gt;</description>
      <pubDate>Fri, 07 Jul 2023 06:50:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/LS1028A-reference-clocks/m-p/1683706#M18387</guid>
      <dc:creator>mkraj</dc:creator>
      <dc:date>2023-07-07T06:50:17Z</dc:date>
    </item>
    <item>
      <title>Re: LS1028A reference clocks</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/LS1028A-reference-clocks/m-p/1683928#M18400</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/218921"&gt;@mkraj&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;The clock selected should be as per the specification mentioned in section# 3.16.2 of the LS1028A datasheet. And I believe the HCSL clock is as per the specification required for the SerDes clock.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Thanks&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Khushbu&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 07 Jul 2023 11:05:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/LS1028A-reference-clocks/m-p/1683928#M18400</guid>
      <dc:creator>khushbur</dc:creator>
      <dc:date>2023-07-07T11:05:48Z</dc:date>
    </item>
  </channel>
</rss>

