<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックRe: S32R45：Does PCIe1 work as Root Complex mode on the S32R45 EVB board?</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1623996#M17236</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The processor board has a PCIe end point connector on SERDES1 lane 0.&lt;BR /&gt;Both lanes of the S32R45 SERDES0 interface are routed to the PCIe root complex connector on the platform board.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1680078215259.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/216787i3A6C5C870B3F0477/image-size/medium?v=v2&amp;amp;px=400" role="button" title="petervlna_0-1680078215259.png" alt="petervlna_0-1680078215259.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;S32R45 PCIe can be configured as EP or RC mode.&lt;/P&gt;
&lt;P&gt;For S32R45 EVB if you wants to use PCIe1 as RC mode, you have to deal with clocking.&lt;/P&gt;
&lt;P&gt;So please use PCIe0 if you want to use RC mode and need not change anything .&lt;/P&gt;
&lt;P&gt;Best regard,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
    <pubDate>Wed, 29 Mar 2023 08:27:25 GMT</pubDate>
    <dc:creator>petervlna</dc:creator>
    <dc:date>2023-03-29T08:27:25Z</dc:date>
    <item>
      <title>S32R45：Does PCIe1 work as Root Complex mode on the S32R45 EVB board?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1621360#M17166</link>
      <description>&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; Hardware:S32R45 EVB&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; The nvme ssd with the M.2 port is inserted into the Pcie to M.2 adapter card, and the pcie to pcie extension cable is connected to the EVB board Pcie1 and the adapter card.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; Connect as shown below:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-center" image-alt="MeiMei_1-1679631136986.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/216111iFC4FBDC6C4C45B9B/image-size/medium?v=v2&amp;amp;px=400" role="button" title="MeiMei_1-1679631136986.png" alt="MeiMei_1-1679631136986.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;STRONG&gt;Q: Is this mode supported?&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; In u-boot mode, set hwconfig to RC mode. The following figure shows the command:&lt;BR /&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; Reset and restart, the ssd device cannot be identified.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-center" image-alt="MeiMei_0-1679630423300.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/216109i5BEB69DA6F533D2F/image-size/medium?v=v2&amp;amp;px=400" role="button" title="MeiMei_0-1679630423300.png" alt="MeiMei_0-1679630423300.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 24 Mar 2023 04:13:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1621360#M17166</guid>
      <dc:creator>MeiMei</dc:creator>
      <dc:date>2023-03-24T04:13:04Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45：Does PCIe1 work as Root Complex mode on the S32R45 EVB board?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1622441#M17197</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;I have asked RADAR team to have a look at your query.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
      <pubDate>Mon, 27 Mar 2023 09:00:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1622441#M17197</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2023-03-27T09:00:53Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45：Does PCIe1 work as Root Complex mode on the S32R45 EVB board?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1623996#M17236</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;The processor board has a PCIe end point connector on SERDES1 lane 0.&lt;BR /&gt;Both lanes of the S32R45 SERDES0 interface are routed to the PCIe root complex connector on the platform board.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1680078215259.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/216787i3A6C5C870B3F0477/image-size/medium?v=v2&amp;amp;px=400" role="button" title="petervlna_0-1680078215259.png" alt="petervlna_0-1680078215259.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;S32R45 PCIe can be configured as EP or RC mode.&lt;/P&gt;
&lt;P&gt;For S32R45 EVB if you wants to use PCIe1 as RC mode, you have to deal with clocking.&lt;/P&gt;
&lt;P&gt;So please use PCIe0 if you want to use RC mode and need not change anything .&lt;/P&gt;
&lt;P&gt;Best regard,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
      <pubDate>Wed, 29 Mar 2023 08:27:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1623996#M17236</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2023-03-29T08:27:25Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45：Does PCIe1 work as Root Complex mode on the S32R45 EVB board?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1624059#M17237</link>
      <description>&lt;P&gt;For S32R45 EVB board, I want to use PCIE1 lane0 as RC mode, what processing needs to be done to the clock?&lt;/P&gt;&lt;P&gt;1. We set PCIE1 to RC mode and &lt;STRONG&gt;clock to int&lt;/STRONG&gt;. The error is shown as follows:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;STRONG&gt;PCIe1：Failed to get link up&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;Execute pci instruction：No PCIe device was found in bus 0&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-center" image-alt="MeiMei_0-1680080527859.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/216799i0CACB16EEE84E955/image-size/medium?v=v2&amp;amp;px=400" role="button" title="MeiMei_0-1680080527859.png" alt="MeiMei_0-1680080527859.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;2. We set PCIE1 to RC mode and set the &lt;STRONG&gt;clock to ext&lt;/STRONG&gt;. The error is shown as follows:&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;STRONG&gt;Failed to lock PCIe phy&amp;nbsp; &amp;nbsp; &lt;/STRONG&gt;&amp;nbsp;(I don't know whether it is the fault of PCIe1)&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;Failed to power on 'serdes_lane0' PHY&amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;/STRONG&gt;(I don't know whether it is the fault of PCIe1)&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;Execute pci instruction：No PCIe device was found in bus 0&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-center" image-alt="MeiMei_1-1680080624188.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/216801i926CCA3E6835AD9F/image-size/medium?v=v2&amp;amp;px=400" role="button" title="MeiMei_1-1680080624188.png" alt="MeiMei_1-1680080624188.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 29 Mar 2023 09:10:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1624059#M17237</guid>
      <dc:creator>MeiMei</dc:creator>
      <dc:date>2023-03-29T09:10:15Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45：Does PCIe1 work as Root Complex mode on the S32R45 EVB board?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1625913#M17259</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;For R45EVB SERDES1, it has a EP connector, which will get the clock form external device, such as RC. So if you wants to use SERDES1 as RC, you should provide separate 100M clock. It requires the other hardware solutions to make sure both RC and EP get a 100MHz clock.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1680252971654.png" style="width: 736px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/217287iE3ED67CD21ABBB81/image-dimensions/736x526?v=v2" width="736" height="526" role="button" title="petervlna_0-1680252971654.png" alt="petervlna_0-1680252971654.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
      <pubDate>Fri, 31 Mar 2023 08:56:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-Does-PCIe1-work-as-Root-Complex-mode-on-the-S32R45-EVB/m-p/1625913#M17259</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2023-03-31T08:56:32Z</dc:date>
    </item>
  </channel>
</rss>

