<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32R45 board, how to drive PCIE work? in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1603597#M16800</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Could you please share name of your company? I need it to be able ask RADAR team.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
    <pubDate>Wed, 22 Feb 2023 09:51:01 GMT</pubDate>
    <dc:creator>petervlna</dc:creator>
    <dc:date>2023-02-22T09:51:01Z</dc:date>
    <item>
      <title>S32R45 board, how to drive PCIE work?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1602932#M16785</link>
      <description>&lt;P&gt;hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; We designed our own hardware board based on S32R45, Currently, pcie debugging encounters some problems, hope your help, thank you!&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;S32R45 SoC has two SerDes modules (0 and 1), each of them with one PCIe controller.&amp;nbsp;Now, let me address the two main issues(only target at PCIE1 below):&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;1.&amp;nbsp;&lt;STRONG&gt;Failed to stabilize PHY link&lt;/STRONG&gt;(&lt;SPAN&gt;ssd card has been inserted&lt;/SPAN&gt;)&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="lihongliang_0-1676985039456.png" style="width: 505px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211786iA797530C61F9E358/image-dimensions/505x159?v=v2" width="505" height="159" role="button" title="lihongliang_0-1676985039456.png" alt="lihongliang_0-1676985039456.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;2.&amp;nbsp;&lt;STRONG&gt;The internal 100MHz reference clock could not be detected by &lt;SPAN&gt;oscilloscope&lt;/SPAN&gt;.&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Attention:&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;1. I configed pcie to RC mode.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;2. we used R45 internal 100MHz reference clock.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;3. uboot start command&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="lihongliang_1-1676985426926.png" style="width: 425px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211787i76DA33D2000CB428/image-dimensions/425x15?v=v2" width="425" height="15" role="button" title="lihongliang_1-1676985426926.png" alt="lihongliang_1-1676985426926.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;4. linux pcie config&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="lihongliang_3-1676985539820.png" style="width: 210px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211789i3BF047F8FA10EFF2/image-dimensions/210x104?v=v2" width="210" height="104" role="button" title="lihongliang_3-1676985539820.png" alt="lihongliang_3-1676985539820.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; Otherwise&lt;/STRONG&gt;, phy link nerver came up, primary cause may be 100MHz internal clock missing. From my perspective, &lt;STRONG&gt;R45 internal 100MHz(PCIE1_CLK_P/PCIE1_CLK_N)&amp;nbsp;always exists after being powered on&lt;/STRONG&gt;, why be gone.&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; Looking forward to your reply!&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 21 Feb 2023 13:29:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1602932#M16785</guid>
      <dc:creator>lihongliang</dc:creator>
      <dc:date>2023-02-21T13:29:54Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45 board, how to drive PCIE work?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1603597#M16800</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Could you please share name of your company? I need it to be able ask RADAR team.&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;</description>
      <pubDate>Wed, 22 Feb 2023 09:51:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1603597#M16800</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2023-02-22T09:51:01Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45 board, how to drive PCIE work?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1604205#M16805</link>
      <description>&lt;P&gt;Thans for your reply.&lt;/P&gt;&lt;P&gt;Our company information is as follows, &lt;STRONG&gt;Beijing Muniu Pilot Technology Co., LTD&lt;/STRONG&gt;, focus on the development and production of millimeter wave radar products.&lt;/P&gt;&lt;P&gt;In addition to the problems mentioned earlier, I want to emphasize this issue:&lt;/P&gt;&lt;P&gt;1.&amp;nbsp;&lt;STRONG&gt;PCIE0/1_CLK_P/N clock pin of S32R45,&amp;nbsp;whether it can be output to peripherals as a 100M reference clock(eg, PCIe SSD)&lt;/STRONG&gt;.If that' okay,&amp;nbsp;Is there any special parameter configuration required on the software?&lt;/P&gt;</description>
      <pubDate>Thu, 23 Feb 2023 02:37:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1604205#M16805</guid>
      <dc:creator>lihongliang</dc:creator>
      <dc:date>2023-02-23T02:37:13Z</dc:date>
    </item>
    <item>
      <title>Re: S32R45 board, how to drive PCIE work?</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1608480#M16910</link>
      <description>&lt;P&gt;Hello,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sorry for the delay! Can you provide the BSP version you are using as reference? and if possible share portions of the schematics related to the PCIe module?&lt;/P&gt;
&lt;P&gt;Is the device detected in Uboot? Can you share the entire log too?&lt;/P&gt;
&lt;P&gt;Best Regards,&lt;/P&gt;
&lt;P&gt;Alejandro&lt;/P&gt;</description>
      <pubDate>Thu, 02 Mar 2023 15:53:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/S32R45-board-how-to-drive-PCIE-work/m-p/1608480#M16910</guid>
      <dc:creator>alejandrolozan1</dc:creator>
      <dc:date>2023-03-02T15:53:42Z</dc:date>
    </item>
  </channel>
</rss>

