<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックRe: Fast ethernet controller</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189362#M1670</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regarding FEC module for MPC5553 I have some problems with DMA and FIFO Controller. After a write to TDAR a frame is transmitted correctly, but after I set up another transmit frame and write to TDAR no frame is transmitted. It seems that DMA and the RISC Controller doesn't read the following buffer descriptors. Do you have a hint for this?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 18 Mar 2008 22:26:41 GMT</pubDate>
    <dc:creator>laurentiu</dc:creator>
    <dc:date>2008-03-18T22:26:41Z</dc:date>
    <item>
      <title>Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189354#M1662</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;Hello,&lt;BR /&gt;I'm searching for a application note for the FEC, it should containt a schematic how to connect the cpu with ethernet connector and some sample code.&lt;BR /&gt;&lt;BR /&gt;Regards&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Feb 2008 01:25:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189354#M1662</guid>
      <dc:creator>gri</dc:creator>
      <dc:date>2008-02-14T01:25:07Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189355#M1663</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Which MPU?&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Feb 2008 09:53:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189355#M1663</guid>
      <dc:creator>RickN</dc:creator>
      <dc:date>2008-02-14T09:53:43Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189356#M1664</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;For the MPC5553. At the beginning a schematic is engough.&lt;BR /&gt;&lt;BR /&gt;Regards&lt;BR /&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 14 Feb 2008 15:37:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189356#M1664</guid>
      <dc:creator>gri</dc:creator>
      <dc:date>2008-02-14T15:37:36Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189357#M1665</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;See attached EVB schematics.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Cheers,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; Rick&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;A href="http://www.freescale.com/files/community_files/MCUCOMM/1035_mpc5553evb_sch_e.pdf" rel="nofollow" target="_self"&gt;mpc5553evb_sch_e.pdf&lt;/A&gt;&lt;BR /&gt;&lt;/DIV&gt;&lt;DIV class="message-edit-history"&gt;&lt;SPAN class="edit-author"&gt;Message Edited by t.dowe on&lt;/SPAN&gt; &lt;SPAN class="local-date"&gt;2009-10-20&lt;/SPAN&gt; &lt;SPAN class="local-time"&gt;01:05 PM&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 16 Feb 2008 08:44:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189357#M1665</guid>
      <dc:creator>RickN</dc:creator>
      <dc:date>2008-02-16T08:44:10Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189358#M1666</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;Thanks for the schematics. In the datasheet I've seen that the pins for the FEC are only available in the 416 pin BGA. This BGA is a bit to large, I want to use the 324 pin BGA or even the smaller 208 pin BGA. Is it possible to route the FEC pins to other GPIO pins using the crossbar?&lt;BR /&gt;&lt;BR /&gt;Regards&lt;BR /&gt;&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 06 Mar 2008 16:09:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189358#M1666</guid>
      <dc:creator>gri</dc:creator>
      <dc:date>2008-03-06T16:09:08Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189359#M1667</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp; Sorry, but you need to have the package with the FEC pinned out.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;- Rick&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 10 Mar 2008 07:25:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189359#M1667</guid>
      <dc:creator>RickN</dc:creator>
      <dc:date>2008-03-10T07:25:03Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189360#M1668</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;Hello,&lt;BR /&gt;where is pin 7 of the DP83848, PWR_DWN, connected. I'm unable to search insinde the pdf.&lt;BR /&gt;&lt;BR /&gt;Regards&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Mar 2008 16:59:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189360#M1668</guid>
      <dc:creator>gri</dc:creator>
      <dc:date>2008-03-12T16:59:01Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189361#M1669</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;The FEC shares pins with the data bus, is it possible to use the fec and the ebi for memory in the same time?&lt;BR /&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Mar 2008 17:39:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189361#M1669</guid>
      <dc:creator>gri</dc:creator>
      <dc:date>2008-03-12T17:39:43Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189362#M1670</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;/DIV&gt;&lt;DIV&gt;Hi,&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Regarding FEC module for MPC5553 I have some problems with DMA and FIFO Controller. After a write to TDAR a frame is transmitted correctly, but after I set up another transmit frame and write to TDAR no frame is transmitted. It seems that DMA and the RISC Controller doesn't read the following buffer descriptors. Do you have a hint for this?&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;Thanks&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 18 Mar 2008 22:26:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189362#M1670</guid>
      <dc:creator>laurentiu</dc:creator>
      <dc:date>2008-03-18T22:26:41Z</dc:date>
    </item>
    <item>
      <title>Re: Fast ethernet controller</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189363#M1671</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;DIV&gt;&lt;DIV&gt;I fount out the solution to the problem I had few days ago. A detailed explanation of this issue and a workaround for it can be found in Errata 2049 in the attached file.&lt;/DIV&gt;&lt;DIV&gt;&amp;nbsp;&lt;/DIV&gt;&lt;DIV&gt;&lt;A href="http://www.freescale.com/files/community_files/MCUCOMM/1138_mpc5553rev0e2.pdf" rel="nofollow" target="_self"&gt;MPC5553rev0E2.pdf&lt;/A&gt;&lt;BR /&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;DIV class="message-edit-history"&gt;&lt;SPAN class="edit-author"&gt;Message Edited by t.dowe on&lt;/SPAN&gt; &lt;SPAN class="local-date"&gt;2009-10-20&lt;/SPAN&gt; &lt;SPAN class="local-time"&gt;01:15 PM&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 25 Mar 2008 02:32:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Fast-ethernet-controller/m-p/189363#M1671</guid>
      <dc:creator>laurentiu</dc:creator>
      <dc:date>2008-03-25T02:32:43Z</dc:date>
    </item>
  </channel>
</rss>

