<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>Other NXP ProductsのトピックRe: LPC4076 FLASHTIM Discrepancy at 120MHz</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575903#M16207</link>
    <description>&lt;P&gt;OK,&lt;/P&gt;&lt;P&gt;Thanks Alice.&lt;/P&gt;&lt;P&gt;Doug&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sat, 31 Dec 2022 15:38:48 GMT</pubDate>
    <dc:creator>DougHoyt</dc:creator>
    <dc:date>2022-12-31T15:38:48Z</dc:date>
    <item>
      <title>LPC4076 FLASHTIM Discrepancy at 120MHz</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575302#M16187</link>
      <description>&lt;P&gt;We are running the LPC4076 at 120MHz with Power Boost ON.&amp;nbsp; The User Manual UM10562 rev 3 12 March 2014 states that the FLASHTIM value should be binary 0100: "Flash accesses use 5 CPU clocks. Use for up to 100 MHz CPU clock with power boost off (see Section 3.12.6). Use this setting for operation from 100 to 120 MHz operation with power boost on."&lt;/P&gt;&lt;P&gt;In the MCUXpresso Peripherals window, it says one of the possible values is "FLASH_ACCESSES_USE_4 (0x3) - Flash accesses use 4 CPU clocks. Use for up to 80 MHz CPU clock with power boost off. Use this setting for operation from 100 to 120 MHz operation with power boost on."&lt;/P&gt;&lt;P&gt;File sysctl_17xx_40xx.h has this enumerated list which agrees with MCUXpresso:&lt;/P&gt;&lt;P&gt;/**&lt;BR /&gt;* @brief FLASH Access time definitions&lt;BR /&gt;*/&lt;BR /&gt;typedef enum {&lt;BR /&gt;FLASHTIM_20MHZ_CPU = 0, /*!&amp;lt; Flash accesses use 1 CPU clocks. Use for up to 20 MHz CPU clock */&lt;BR /&gt;FLASHTIM_40MHZ_CPU = 1, /*!&amp;lt; Flash accesses use 2 CPU clocks. Use for up to 40 MHz CPU clock */&lt;BR /&gt;FLASHTIM_60MHZ_CPU = 2, /*!&amp;lt; Flash accesses use 3 CPU clocks. Use for up to 60 MHz CPU clock */&lt;BR /&gt;FLASHTIM_80MHZ_CPU = 3, /*!&amp;lt; Flash accesses use 4 CPU clocks. Use for up to 80 MHz CPU clock */&lt;BR /&gt;FLASHTIM_100MHZ_CPU = 4, /*!&amp;lt; Flash accesses use 5 CPU clocks. Use for up to 100 MHz CPU clock */&lt;BR /&gt;#if defined(CHIP_LPC177X_8X) || defined(CHIP_LPC40XX)&lt;BR /&gt;FLASHTIM_120MHZ_CPU = 3, /*!&amp;lt; Flash accesses use 4 CPU clocks. Use for up to 120 MHz CPU clock with power boot on*/&lt;BR /&gt;#else&lt;BR /&gt;FLASHTIM_120MHZ_CPU = 4, /*!&amp;lt; Flash accesses use 5 CPU clocks. Use for up to 120 Mhz for LPC1759 and LPC1769 only.*/&lt;BR /&gt;#endif&lt;BR /&gt;FLASHTIM_SAFE_SETTING = 5, /*!&amp;lt; Flash accesses use 6 CPU clocks. Safe setting for any allowed conditions */&lt;BR /&gt;} FMC_FLASHTIM_T;&lt;/P&gt;&lt;P&gt;On power up the part defaults to the latter value matching MCUXpresso, but I suspect that the longer delay specified in the User Manual is correct.&amp;nbsp; Which value should we use at 120MHz?&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Doug&lt;/P&gt;</description>
      <pubDate>Wed, 28 Dec 2022 20:49:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575302#M16187</guid>
      <dc:creator>DougHoyt</dc:creator>
      <dc:date>2022-12-28T20:49:16Z</dc:date>
    </item>
    <item>
      <title>Re: LPC4076 FLASHTIM Discrepancy at 120MHz</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575708#M16198</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/209772"&gt;@DougHoyt&lt;/a&gt;&amp;nbsp;,&lt;/P&gt;
&lt;P&gt;Thanks for your question, I will confirm with internal, then tell you after get any information.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Alice&lt;/P&gt;</description>
      <pubDate>Fri, 30 Dec 2022 03:06:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575708#M16198</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2022-12-30T03:06:48Z</dc:date>
    </item>
    <item>
      <title>Re: LPC4076 FLASHTIM Discrepancy at 120MHz</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575809#M16199</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/209772"&gt;@DougHoyt&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Please follow the UM10562. As the UM mentioned, FLASHTIM should be 0100 for operation from 100 to 120 MHz operation with power boost on.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;Alice&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Fri, 30 Dec 2022 09:27:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575809#M16199</guid>
      <dc:creator>Alice_Yang</dc:creator>
      <dc:date>2022-12-30T09:27:17Z</dc:date>
    </item>
    <item>
      <title>Re: LPC4076 FLASHTIM Discrepancy at 120MHz</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575903#M16207</link>
      <description>&lt;P&gt;OK,&lt;/P&gt;&lt;P&gt;Thanks Alice.&lt;/P&gt;&lt;P&gt;Doug&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 31 Dec 2022 15:38:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/LPC4076-FLASHTIM-Discrepancy-at-120MHz/m-p/1575903#M16207</guid>
      <dc:creator>DougHoyt</dc:creator>
      <dc:date>2022-12-31T15:38:48Z</dc:date>
    </item>
  </channel>
</rss>

