<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Inconsistency between simulation and datasheet value - AFIC102775 in Other NXP Products</title>
    <link>https://community.nxp.com/t5/Other-NXP-Products/Inconsistency-between-simulation-and-datasheet-value-AFIC102775/m-p/1488981#M14646</link>
    <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sorry for the delay in replying.&lt;/P&gt;
&lt;P&gt;Regarding IDQ2, It has do with the class of operation for the Transistor.&amp;nbsp; We normally operate the transistors in Class AB mode, with very light bias, this will improve the efficiency of the part in large signal operation. But does have the downside of a nonlinear drive up response. There is a lot of gain expansion as the transistor is operated from low output power to full saturated power.&lt;/P&gt;
&lt;P&gt;But S Parameters are a small signal test, to get any meaningful data (and eliminate the gain expansion), we need to bias the transistor Class A to get good S parameters.&lt;/P&gt;
&lt;P&gt;Regarding Vgg for stage 2 the data is correct, please see datasheet.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="ErikaC_0-1657739067615.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/186513i69CE5F2CAB24EBC2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="ErikaC_0-1657739067615.png" alt="ErikaC_0-1657739067615.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Regards.&lt;/P&gt;</description>
    <pubDate>Wed, 13 Jul 2022 19:05:53 GMT</pubDate>
    <dc:creator>ErikaC</dc:creator>
    <dc:date>2022-07-13T19:05:53Z</dc:date>
    <item>
      <title>Inconsistency between simulation and datasheet value - AFIC102775</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Inconsistency-between-simulation-and-datasheet-value-AFIC102775/m-p/1487382#M14608</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;I am using AFIC10275 large-signal model.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;you've mentioned the I&lt;/SPAN&gt;&lt;FONT size="1 2 3 4 5 6 7"&gt;DQ2&amp;nbsp;&lt;FONT size="4"&gt;&lt;FONT size="3"&gt;as 150 mA in the datasheet, whereas&amp;nbsp;&lt;/FONT&gt;&lt;FONT size="3"&gt;in s-parameter simulation results, I found out that&lt;/FONT&gt;&amp;nbsp;I&lt;FONT size="1 2 3 4 5 6 7"&gt;DQ2&lt;/FONT&gt;&lt;FONT size="3"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;must be 800 mA to in order to have approximately 30 dB power gain. the more surprising point is that I&lt;FONT size="1 2 3 4 5 6 7"&gt;DQ2&lt;/FONT&gt; was written&amp;nbsp;800 mA in s2p file. Moreover, you can see that datasheet mentioned gate bias voltage,&amp;nbsp;&lt;SPAN&gt;VGG, for stage 2 as about 6-7 volts, whereas in simulation I get about 2.4 volts for both gate voltages.&lt;/SPAN&gt;&lt;/FONT&gt;&lt;/FONT&gt;&lt;/FONT&gt;&lt;/P&gt;&lt;P&gt;can you please clarify the condition?&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Thank you&lt;/P&gt;</description>
      <pubDate>Mon, 11 Jul 2022 09:11:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Inconsistency-between-simulation-and-datasheet-value-AFIC102775/m-p/1487382#M14608</guid>
      <dc:creator>MohMor</dc:creator>
      <dc:date>2022-07-11T09:11:12Z</dc:date>
    </item>
    <item>
      <title>Re: Inconsistency between simulation and datasheet value - AFIC102775</title>
      <link>https://community.nxp.com/t5/Other-NXP-Products/Inconsistency-between-simulation-and-datasheet-value-AFIC102775/m-p/1488981#M14646</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Sorry for the delay in replying.&lt;/P&gt;
&lt;P&gt;Regarding IDQ2, It has do with the class of operation for the Transistor.&amp;nbsp; We normally operate the transistors in Class AB mode, with very light bias, this will improve the efficiency of the part in large signal operation. But does have the downside of a nonlinear drive up response. There is a lot of gain expansion as the transistor is operated from low output power to full saturated power.&lt;/P&gt;
&lt;P&gt;But S Parameters are a small signal test, to get any meaningful data (and eliminate the gain expansion), we need to bias the transistor Class A to get good S parameters.&lt;/P&gt;
&lt;P&gt;Regarding Vgg for stage 2 the data is correct, please see datasheet.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="ErikaC_0-1657739067615.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/186513i69CE5F2CAB24EBC2/image-size/medium?v=v2&amp;amp;px=400" role="button" title="ErikaC_0-1657739067615.png" alt="ErikaC_0-1657739067615.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Regards.&lt;/P&gt;</description>
      <pubDate>Wed, 13 Jul 2022 19:05:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/Other-NXP-Products/Inconsistency-between-simulation-and-datasheet-value-AFIC102775/m-p/1488981#M14646</guid>
      <dc:creator>ErikaC</dc:creator>
      <dc:date>2022-07-13T19:05:53Z</dc:date>
    </item>
  </channel>
</rss>

