<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic LS1046A IFC in NXP Designs</title>
    <link>https://community.nxp.com/t5/NXP-Designs/LS1046A-IFC/m-p/1047433#M417</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="display: inline !important; float: none; background-color: #f5f5f5; color: rgba(0, 0, 0, 0.87); font-family: 'Roboto',arial,sans-serif; font-size: 18px; font-style: normal; font-variant: normal; font-weight: 400; letter-spacing: normal; orphans: 2; text-align: left; text-decoration: none; text-indent: 0px; text-transform: none; -webkit-text-stroke-width: 0px; white-space: pre-wrap; word-spacing: 0px;"&gt;The IFC clk of LS1046A is obtained by dividing the frequency of ip clk, and the ip clk is obtained by dividing the platform clk by 2. If the chip platform clk we choose is 700M, can our IFC clk reach 100M?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jul 2020 10:02:19 GMT</pubDate>
    <dc:creator>leowang1</dc:creator>
    <dc:date>2020-07-15T10:02:19Z</dc:date>
    <item>
      <title>LS1046A IFC</title>
      <link>https://community.nxp.com/t5/NXP-Designs/LS1046A-IFC/m-p/1047433#M417</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="display: inline !important; float: none; background-color: #f5f5f5; color: rgba(0, 0, 0, 0.87); font-family: 'Roboto',arial,sans-serif; font-size: 18px; font-style: normal; font-variant: normal; font-weight: 400; letter-spacing: normal; orphans: 2; text-align: left; text-decoration: none; text-indent: 0px; text-transform: none; -webkit-text-stroke-width: 0px; white-space: pre-wrap; word-spacing: 0px;"&gt;The IFC clk of LS1046A is obtained by dividing the frequency of ip clk, and the ip clk is obtained by dividing the platform clk by 2. If the chip platform clk we choose is 700M, can our IFC clk reach 100M?&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jul 2020 10:02:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NXP-Designs/LS1046A-IFC/m-p/1047433#M417</guid>
      <dc:creator>leowang1</dc:creator>
      <dc:date>2020-07-15T10:02:19Z</dc:date>
    </item>
    <item>
      <title>Re: LS1046A IFC</title>
      <link>https://community.nxp.com/t5/NXP-Designs/LS1046A-IFC/m-p/1047434#M418</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;For&amp;nbsp;platform clock frequency (700MHz) the fastest possible IFC clock speed is 87.5MHz (IFC_CCR divider = 4). Please see also&amp;nbsp;&lt;A href="https://community.nxp.com/thread/528234"&gt;https://community.nxp.com/thread/528234&lt;/A&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jul 2020 11:22:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NXP-Designs/LS1046A-IFC/m-p/1047434#M418</guid>
      <dc:creator>r8070z</dc:creator>
      <dc:date>2020-07-16T11:22:57Z</dc:date>
    </item>
  </channel>
</rss>

