topic Verification models for free I3C slave IP in NXP Designs

Verification models for free I3C slave IP

stephan_dolezal — Wed, 12 Feb 2020 10:41:59 GMT

I'm using the free NXP I3C slave IP (https://github.com/NXP/i3c-slave-design) and found it very helpful to write a minimalistic I3C master simulation model for testing the reaction of the I3C slave to understand how it works in detail.

Is there an official I3C master simulation model for verifying my design? Or are there any hardware devices capable of serving as an I3C master for verification?

Thanks and best regards,

Stephan

Re: Verification models for free I3C slave IP

Fabian_R — Mon, 17 Feb 2020 15:12:01 GMT

Hello Stephan,

Currently, we do not have an IC3 master simulator nor hardware available, Although it is scheduled for the following months to launch new I3C capable silicon.

Have a great day,
Fabian

-------------------------------------------------------------------------------
Note:
- If this post answers your question, please click the "Mark Correct" button. Thank you!

- We are following threads for 7 weeks after the last post, later replies are ignored
Please open a new thread and refer to the closed one, if you have a related question at a later point in time.
-------------------------------------------------------------------------------

Re: Verification models for free I3C slave IP

chengxiaolei — Fri, 10 Apr 2020 03:44:30 GMT

HI Fabian

can you provide the tst_i3c_master_model.v file ? it is not in packet zip;

Re: Verification models for free I3C slave IP

Natanb — Sun, 26 May 2024 12:53:54 GMT

hello, im missing the tst_i3c_master_model.v as well. can anyone help me?