<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>NFCのトピックPN7462 SPI  TX/RX parallel transactions</title>
    <link>https://community.nxp.com/t5/NFC/PN7462-SPI-TX-RX-parallel-transactions/m-p/654422#M1774</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear all,&lt;/P&gt;&lt;P&gt;according to software manual UM10913 (chapter 4.4.2 "SPIM HAL") it seems that SPI transmit and reception has to be done sequentially (Fig. 12).&lt;/P&gt;&lt;P&gt;Is this correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Normally it is common to transmit and receive data during the same SPI transactions.&lt;/P&gt;&lt;P&gt;How is it possible to achieve that with PN7462?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Stefan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 31 Jan 2017 09:41:51 GMT</pubDate>
    <dc:creator>stefanmueller</dc:creator>
    <dc:date>2017-01-31T09:41:51Z</dc:date>
    <item>
      <title>PN7462 SPI  TX/RX parallel transactions</title>
      <link>https://community.nxp.com/t5/NFC/PN7462-SPI-TX-RX-parallel-transactions/m-p/654422#M1774</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear all,&lt;/P&gt;&lt;P&gt;according to software manual UM10913 (chapter 4.4.2 "SPIM HAL") it seems that SPI transmit and reception has to be done sequentially (Fig. 12).&lt;/P&gt;&lt;P&gt;Is this correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Normally it is common to transmit and receive data during the same SPI transactions.&lt;/P&gt;&lt;P&gt;How is it possible to achieve that with PN7462?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Stefan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 31 Jan 2017 09:41:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/PN7462-SPI-TX-RX-parallel-transactions/m-p/654422#M1774</guid>
      <dc:creator>stefanmueller</dc:creator>
      <dc:date>2017-01-31T09:41:51Z</dc:date>
    </item>
    <item>
      <title>Re: PN7462 SPI  TX/RX parallel transactions</title>
      <link>https://community.nxp.com/t5/NFC/PN7462-SPI-TX-RX-parallel-transactions/m-p/654423#M1775</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello &lt;A _jive_internal="true" data-content-finding="Community" data-userid="291845" data-username="stefanmueller" href="https://community.nxp.com/people/stefanmueller"&gt;Stefan&lt;/A&gt;,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;According to SPI protocol, duiring communication between 2 SPI devices, each device couldn't only act as 'transmitter' or 'receiver', in a clock duration, each SPI device will transmit&amp;nbsp; and&amp;nbsp; receive&amp;nbsp; one-bit data at the same time, so SPI transaction is bidirectional&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Weidong&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 04 Feb 2017 07:45:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/PN7462-SPI-TX-RX-parallel-transactions/m-p/654423#M1775</guid>
      <dc:creator>weidong_sun</dc:creator>
      <dc:date>2017-02-04T07:45:13Z</dc:date>
    </item>
  </channel>
</rss>

