<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic PN7462AU HSU UART – Is RTS/CTS Hardware Flow Control Enabled by Default in NFC</title>
    <link>https://community.nxp.com/t5/NFC/PN7462AU-HSU-UART-Is-RTS-CTS-Hardware-Flow-Control-Enabled-by/m-p/2370204#M14239</link>
    <description>&lt;P&gt;Hello Team,&lt;/P&gt;&lt;P&gt;I am working with PN7462AU, using HSU UART through HIF initialization. I would like to clarify whether RTS/CTS hardware flow control is enabled by default when using HSU UART on PN7462.&lt;/P&gt;&lt;P&gt;I am not explicitly enabling hardware flow control in firmware. However, I observed that UART transmission appears to depend on the CTS line state, and I would like to understand whether HSU/HIF internally enables or depends on RTS/CTS by default.&lt;/P&gt;&lt;P&gt;Questions:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;Is RTS/CTS hardware flow control enabled by default for HSU when phhalHif_Init() is called with E_HIF_HSU?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Does phhalHif_Init() or HSU internally configure TX to wait for CTS?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;If flow control is enabled by default, how can it be disabled completely?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Are there specific APIs or registers to disable RTS/CTS dependency?&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;My current HSU initialization is:&lt;/P&gt;&lt;PRE&gt;void Hif_UartInit(void)
{
    gHifConfig.eInterface = E_HIF_HSU;

    gHifConfig.sConfig.sHsuConfig.bIsHsuBoot  = 0;
    gHifConfig.sConfig.sHsuConfig.bBaudRate   = E_HSU_BAUDRATE_115_2K;
    gHifConfig.sConfig.sHsuConfig.bStopBits   = 1;
    gHifConfig.sConfig.sHsuConfig.bDummyBytes = 0;
    gHifConfig.sConfig.sHsuConfig.bEOF        = 32;

    gHifConfig.bTimeout       = 0;
    gHifConfig.eBufferType    = E_BUFFER_FORMAT_FREE;
    gHifConfig.bShortFrameLen = 0;
    gHifConfig.bStoreErrData  = 0;
    gHifConfig.bHeaderSize    = 0;

    phhalHif_Init(...);

    phhalHif_InitRxBuffer(...);
}&lt;/PRE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Any clarification would be helpful.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
    <pubDate>Fri, 22 May 2026 12:36:51 GMT</pubDate>
    <dc:creator>uday_gowda</dc:creator>
    <dc:date>2026-05-22T12:36:51Z</dc:date>
    <item>
      <title>PN7462AU HSU UART – Is RTS/CTS Hardware Flow Control Enabled by Default</title>
      <link>https://community.nxp.com/t5/NFC/PN7462AU-HSU-UART-Is-RTS-CTS-Hardware-Flow-Control-Enabled-by/m-p/2370204#M14239</link>
      <description>&lt;P&gt;Hello Team,&lt;/P&gt;&lt;P&gt;I am working with PN7462AU, using HSU UART through HIF initialization. I would like to clarify whether RTS/CTS hardware flow control is enabled by default when using HSU UART on PN7462.&lt;/P&gt;&lt;P&gt;I am not explicitly enabling hardware flow control in firmware. However, I observed that UART transmission appears to depend on the CTS line state, and I would like to understand whether HSU/HIF internally enables or depends on RTS/CTS by default.&lt;/P&gt;&lt;P&gt;Questions:&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;&lt;P&gt;Is RTS/CTS hardware flow control enabled by default for HSU when phhalHif_Init() is called with E_HIF_HSU?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Does phhalHif_Init() or HSU internally configure TX to wait for CTS?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;If flow control is enabled by default, how can it be disabled completely?&lt;/P&gt;&lt;/LI&gt;&lt;LI&gt;&lt;P&gt;Are there specific APIs or registers to disable RTS/CTS dependency?&lt;/P&gt;&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;My current HSU initialization is:&lt;/P&gt;&lt;PRE&gt;void Hif_UartInit(void)
{
    gHifConfig.eInterface = E_HIF_HSU;

    gHifConfig.sConfig.sHsuConfig.bIsHsuBoot  = 0;
    gHifConfig.sConfig.sHsuConfig.bBaudRate   = E_HSU_BAUDRATE_115_2K;
    gHifConfig.sConfig.sHsuConfig.bStopBits   = 1;
    gHifConfig.sConfig.sHsuConfig.bDummyBytes = 0;
    gHifConfig.sConfig.sHsuConfig.bEOF        = 32;

    gHifConfig.bTimeout       = 0;
    gHifConfig.eBufferType    = E_BUFFER_FORMAT_FREE;
    gHifConfig.bShortFrameLen = 0;
    gHifConfig.bStoreErrData  = 0;
    gHifConfig.bHeaderSize    = 0;

    phhalHif_Init(...);

    phhalHif_InitRxBuffer(...);
}&lt;/PRE&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Any clarification would be helpful.&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;</description>
      <pubDate>Fri, 22 May 2026 12:36:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/PN7462AU-HSU-UART-Is-RTS-CTS-Hardware-Flow-Control-Enabled-by/m-p/2370204#M14239</guid>
      <dc:creator>uday_gowda</dc:creator>
      <dc:date>2026-05-22T12:36:51Z</dc:date>
    </item>
    <item>
      <title>Re: PN7462AU HSU UART – Is RTS/CTS Hardware Flow Control Enabled by Default</title>
      <link>https://community.nxp.com/t5/NFC/PN7462AU-HSU-UART-Is-RTS-CTS-Hardware-Flow-Control-Enabled-by/m-p/2370349#M14241</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/261175"&gt;@uday_gowda&lt;/a&gt;&lt;/P&gt;
&lt;P&gt;The host interface will sample the value of CTS before sending a byte; CTS must be in valid state for TX to proceed.&lt;/P&gt;
&lt;P&gt;Perhaps you can try to "bypass" it by driving it to a fixed ready state. You could consider pulling CTS to the active state by using an external resistor.&lt;/P&gt;
&lt;P&gt;Regards,&lt;BR /&gt;Eduardo.&lt;/P&gt;</description>
      <pubDate>Fri, 22 May 2026 19:40:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/PN7462AU-HSU-UART-Is-RTS-CTS-Hardware-Flow-Control-Enabled-by/m-p/2370349#M14241</guid>
      <dc:creator>EduardoZamora</dc:creator>
      <dc:date>2026-05-22T19:40:50Z</dc:date>
    </item>
  </channel>
</rss>

