<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: NXP IC Pcb design guid in NFC</title>
    <link>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/2000692#M12343</link>
    <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243601"&gt;@jungho&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately, NXP does not have a specific documentation to explain and describe this. For NFC products, we have some reminders and suggestions for the design of the antenna part for developers to refer to, such as:&lt;BR /&gt;The connection between the Tx output pins (Tx1 and Tx2) and the EMC low pass filter has to be as short as possible. The GND connection especially between TVSS and capacitors of EMC Filter network must be as short as possible. The multi-layer board layout is using the middle layer as GND plane, so TVSS and the capacitors are shortly connected to GND. In case of a two-layer design the GND plane should be done properly.&lt;BR /&gt;The connection between the block capacitors and the VDD pins need to be as short as possible. This holds especially for the TVDD and its block capacitor.&lt;BR /&gt;Differential wiring is needed as can as possible, especifial for TX/RX.&lt;/P&gt;
&lt;P&gt;Hope it helps.&lt;/P&gt;</description>
    <pubDate>Mon, 25 Nov 2024 04:46:33 GMT</pubDate>
    <dc:creator>KaiLi</dc:creator>
    <dc:date>2024-11-25T04:46:33Z</dc:date>
    <item>
      <title>NXP IC Pcb design guid</title>
      <link>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/1999553#M12335</link>
      <description>&lt;P&gt;Hello.&lt;/P&gt;&lt;P&gt;I am a PCB designer&lt;/P&gt;&lt;P&gt;Where should I request an accurate layout guide or reference for NXP IC PCB design?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Specifically, do you provide specifications or layout design guides for inductor placement among the components configured in the TX RX transmission and reception signals?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;For example&lt;/P&gt;&lt;P&gt;IC and TX RX inductor arrays are horizontal or vertical or&lt;/P&gt;&lt;P&gt;A recommended guide to the separation distance between the transmitted and received signals.&lt;/P&gt;&lt;P&gt;I'd appreciate your help.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Please reply by e-mail&lt;/P&gt;&lt;P&gt;Thank you.&lt;/P&gt;</description>
      <pubDate>Fri, 22 Nov 2024 01:14:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/1999553#M12335</guid>
      <dc:creator>jungho</dc:creator>
      <dc:date>2024-11-22T01:14:55Z</dc:date>
    </item>
    <item>
      <title>Re: NXP IC Pcb design guid</title>
      <link>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/2000692#M12343</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243601"&gt;@jungho&lt;/a&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Unfortunately, NXP does not have a specific documentation to explain and describe this. For NFC products, we have some reminders and suggestions for the design of the antenna part for developers to refer to, such as:&lt;BR /&gt;The connection between the Tx output pins (Tx1 and Tx2) and the EMC low pass filter has to be as short as possible. The GND connection especially between TVSS and capacitors of EMC Filter network must be as short as possible. The multi-layer board layout is using the middle layer as GND plane, so TVSS and the capacitors are shortly connected to GND. In case of a two-layer design the GND plane should be done properly.&lt;BR /&gt;The connection between the block capacitors and the VDD pins need to be as short as possible. This holds especially for the TVDD and its block capacitor.&lt;BR /&gt;Differential wiring is needed as can as possible, especifial for TX/RX.&lt;/P&gt;
&lt;P&gt;Hope it helps.&lt;/P&gt;</description>
      <pubDate>Mon, 25 Nov 2024 04:46:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/2000692#M12343</guid>
      <dc:creator>KaiLi</dc:creator>
      <dc:date>2024-11-25T04:46:33Z</dc:date>
    </item>
    <item>
      <title>Re: NXP IC Pcb design guid</title>
      <link>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/2005112#M12368</link>
      <description>&lt;P&gt;Hello&amp;nbsp;&lt;A id="link_5" class="lia-link-navigation lia-page-link lia-user-name-link" href="https://community.nxp.com/t5/user/viewprofilepage/user-id/243601" target="_self" aria-label="View Profile of jungho"&gt;&lt;SPAN class=""&gt;jungho&lt;/SPAN&gt;&lt;/A&gt;,&amp;nbsp;&lt;/P&gt;
&lt;P&gt;We typically give a layout recommendations in "Hardware Design Guides" or "Design-in recommendations" documents for each product.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;See some examples below:&amp;nbsp;&lt;/P&gt;
&lt;P&gt;PN7160 -&amp;gt;&amp;nbsp;&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/application-note/AN12988.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/application-note/AN12988.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;PN5190 -&amp;gt;&amp;nbsp;&lt;A href="https://www.nxp.com/docs/en/application-note/AN12551.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/application-note/AN12551.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;For each product, we also offer an evaluation board + design files:&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Tomas_Parizek_0-1733137609507.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/313533i0F07CAAE353DBACF/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Tomas_Parizek_0-1733137609507.png" alt="Tomas_Parizek_0-1733137609507.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;The evaluation board also works as kind of "reference design". So can have a look into the files and use it as a reference.&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Please let me know whether you have more questions !&amp;nbsp;&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;Tomas&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 02 Dec 2024 11:09:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/NFC/NXP-IC-Pcb-design-guid/m-p/2005112#M12368</guid>
      <dc:creator>Tomas_Parizek</dc:creator>
      <dc:date>2024-12-02T11:09:11Z</dc:date>
    </item>
  </channel>
</rss>

