<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MPC5xxx中的主题 Re: MPC5744 Error Injection Module</title>
    <link>https://community.nxp.com/t5/MPC5xxx/MPC5744-Error-Injection-Module/m-p/673060#M7865</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;By MPC5744P's EIM module you can inject ECC fault only to transfer control descriptor of eDMA (that is peripheral RAM) as you can see in attached.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_0.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17864i14DB79C0866DCAA3/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_0.png" alt="pastedImage_0.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Recently I have tried another option with using of core register &lt;SPAN style="font-size: 11.0pt;"&gt;E2EECSR. &lt;/SPAN&gt;If you enable E2EECSR0[INVC]=1 error injection and setup certain mask to E2EECSR0[CHKINVT] bits, subsequent write to SRAM creates error and following read of this area causes bus error. However I don’t have prepared example yet for this. &amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 12 May 2017 06:47:40 GMT</pubDate>
    <dc:creator>davidtosenovjan</dc:creator>
    <dc:date>2017-05-12T06:47:40Z</dc:date>
    <item>
      <title>MPC5744 Error Injection Module</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744-Error-Injection-Module/m-p/673059#M7864</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dears,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am trying to inject RAM ECC errors in MPC5744 micro using EIM.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I followed the sequence in example code&amp;nbsp;&lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-328097"&gt;here&lt;/A&gt;. But, it isn't working and it is for another derivative.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;According to MPC5744 RM:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"To properly enable&lt;BR /&gt;the error injection mechanism for a channel, execute both of the following:&lt;BR /&gt;• Assert the EICHEN[EICHnEN] field, where n denotes the channel number.&lt;BR /&gt;• Assert EIMCR[GEIEN]."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I tried this sequence as well, but neither registers are updated nor exception happens.&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you please support ?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Ahmed&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 09 May 2017 10:11:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744-Error-Injection-Module/m-p/673059#M7864</guid>
      <dc:creator>ahmedsoubky</dc:creator>
      <dc:date>2017-05-09T10:11:46Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744 Error Injection Module</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744-Error-Injection-Module/m-p/673060#M7865</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;By MPC5744P's EIM module you can inject ECC fault only to transfer control descriptor of eDMA (that is peripheral RAM) as you can see in attached.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_0.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/17864i14DB79C0866DCAA3/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_0.png" alt="pastedImage_0.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Recently I have tried another option with using of core register &lt;SPAN style="font-size: 11.0pt;"&gt;E2EECSR. &lt;/SPAN&gt;If you enable E2EECSR0[INVC]=1 error injection and setup certain mask to E2EECSR0[CHKINVT] bits, subsequent write to SRAM creates error and following read of this area causes bus error. However I don’t have prepared example yet for this. &amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 12 May 2017 06:47:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744-Error-Injection-Module/m-p/673060#M7865</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2017-05-12T06:47:40Z</dc:date>
    </item>
  </channel>
</rss>

