<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MPC5200 delayed bootup in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615900#M5202</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MPC5200B processor sometimes (1 out of 10 power cycles or so) delays boot with no reads from FLASH from power on.&amp;nbsp; After a few minute or so processor comes up normally.&amp;nbsp; Only happens on one of my boards.&amp;nbsp; I checked power sequencing, reset and clocks and all looks good.&amp;nbsp; Anyone seen this behavior?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 13 Jan 2017 22:55:02 GMT</pubDate>
    <dc:creator>dondeoliveira</dc:creator>
    <dc:date>2017-01-13T22:55:02Z</dc:date>
    <item>
      <title>MPC5200 delayed bootup</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615900#M5202</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;MPC5200B processor sometimes (1 out of 10 power cycles or so) delays boot with no reads from FLASH from power on.&amp;nbsp; After a few minute or so processor comes up normally.&amp;nbsp; Only happens on one of my boards.&amp;nbsp; I checked power sequencing, reset and clocks and all looks good.&amp;nbsp; Anyone seen this behavior?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 13 Jan 2017 22:55:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615900#M5202</guid>
      <dc:creator>dondeoliveira</dc:creator>
      <dc:date>2017-01-13T22:55:02Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5200 delayed bootup</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615901#M5203</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Don,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am also experiencing this problem on several boards.&amp;nbsp; Just wondering if you were ever able to get an answer or if you have found the root of the problem you were seeing.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In our case, it looks to be temperature related.&amp;nbsp; At least on one of the boards where we have this problem, cooling the part below ambient temperature greatly increased the likelihood of it happening.&amp;nbsp; Once the part warms up, the problem goes away.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have monitored CS going to flash and verified that when the problem occurs, no flash access is attempted by the processor.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 17 Aug 2018 12:42:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615901#M5203</guid>
      <dc:creator>jwittrock</dc:creator>
      <dc:date>2018-08-17T12:42:48Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5200 delayed bootup</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615902#M5204</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I&amp;nbsp;finally found the problem causing problems on our own boards.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It has to do with the&amp;nbsp;&lt;SPAN style="color: #555555; background-color: #ffffff;"&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;TEST_SEL_1 pin which requires a pulldown resistor.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #555555; background-color: #ffffff;"&gt;On our board,&amp;nbsp;I blindly followed the Lite5200B eval board and used a 10k pulldown.&amp;nbsp; The problem is that I also have an FPGA connected to the LP bus.&amp;nbsp; The TEST_SEL_1 pin doubles as the TSIZ2 (transfer size) for non muxed mode of LP bus so this pin is routed to FPGA IO on our board.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #555555; background-color: #ffffff;"&gt;The FPGA has weak pullups on its IO that are always active before configuration.&amp;nbsp; The combination of the weak pullup and and 10K pull down put the TEST_SEL_1 pin just below its switching threshold.&amp;nbsp; Low temperatures were enough to lower the temperature dependent FPGA pullups to the point of this pin going high during board reset.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #555555; background-color: #ffffff;"&gt;Lowering the value of the pulldown to 1k fixed the problem.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 Mar 2020 16:15:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5200-delayed-bootup/m-p/615902#M5204</guid>
      <dc:creator>jwittrock</dc:creator>
      <dc:date>2020-03-19T16:15:57Z</dc:date>
    </item>
  </channel>
</rss>

