<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MPC5xxx中的主题 Standard fame mask setting (MPC5644C)</title>
    <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1664039#M23771</link>
    <description>&lt;P&gt;How to set the Standard frame mask When CAN initializatiion？I Set the Registers，But MASK Not work !&lt;/P&gt;</description>
    <pubDate>Tue, 06 Jun 2023 07:21:21 GMT</pubDate>
    <dc:creator>WUXIE</dc:creator>
    <dc:date>2023-06-06T07:21:21Z</dc:date>
    <item>
      <title>Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1664039#M23771</link>
      <description>&lt;P&gt;How to set the Standard frame mask When CAN initializatiion？I Set the Registers，But MASK Not work !&lt;/P&gt;</description>
      <pubDate>Tue, 06 Jun 2023 07:21:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1664039#M23771</guid>
      <dc:creator>WUXIE</dc:creator>
      <dc:date>2023-06-06T07:21:21Z</dc:date>
    </item>
    <item>
      <title>Re: Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1664248#M23772</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;how did you set registers and what&amp;nbsp;is not working? Do you use global or individual mask scheme?&amp;nbsp;&lt;BR /&gt;Mask registers can only be written in Freeze mode. The 11bit std mask is left shifted by 18bits in mask register.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Tue, 06 Jun 2023 10:41:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1664248#M23772</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2023-06-06T10:41:32Z</dc:date>
    </item>
    <item>
      <title>Re: Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1666817#M23785</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;I use Individual mask，and setting in Freeze mode。&lt;/P&gt;&lt;P&gt;For example,Can Type registers Set as 0( Standard Frame ), MB ID set as 0x7FF,mask set as 0xFFFF。after Can initialization，The MCU not only Can receive 0x7FF Standard Frame，But also Can Receive Other Standard Frame( 0x 500)； So the mask Not Works。&lt;/P&gt;</description>
      <pubDate>Fri, 09 Jun 2023 09:12:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1666817#M23785</guid>
      <dc:creator>WUXIE</dc:creator>
      <dc:date>2023-06-09T09:12:45Z</dc:date>
    </item>
    <item>
      <title>Re: Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1666985#M23791</link>
      <description>&lt;P&gt;can you share your code?&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Fri, 09 Jun 2023 13:12:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1666985#M23791</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2023-06-09T13:12:58Z</dc:date>
    </item>
    <item>
      <title>Re: Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1667806#M23796</link>
      <description>&lt;P&gt;Hello ! Can You show me The Correct Codes，Thanks。&lt;/P&gt;&lt;P&gt;can1_map.BUF[i].CS.B.IDE = 0;&lt;BR /&gt;can1_map.BUF[i].ID.R = 0x7FF;&lt;BR /&gt;can1_map.RXIMR[i].R = 0xFFFF;&lt;/P&gt;</description>
      <pubDate>Tue, 13 Jun 2023 01:16:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1667806#M23796</guid>
      <dc:creator>WUXIE</dc:creator>
      <dc:date>2023-06-13T01:16:38Z</dc:date>
    </item>
    <item>
      <title>Re: Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1668024#M23799</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;note standard ID and mask are left-shifted by 18bits in MB's ID word and mask register, so correct setting is&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;can1_map.BUF[i].CS.B.IDE = 0;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;can1_map.BUF[i].ID.R = 0x7FF&amp;lt;&amp;lt;18;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;can1_map.RXIMR[i].R = 0x7FF&amp;lt;&amp;lt;18;&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR, Petr&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 13 Jun 2023 07:01:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1668024#M23799</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2023-06-13T07:01:18Z</dc:date>
    </item>
    <item>
      <title>Re: Standard fame mask setting (MPC5644C)</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1719811#M24226</link>
      <description>&lt;P&gt;thanks&amp;nbsp; a lot ,&amp;nbsp;&lt;SPAN&gt;Petr&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Sat, 09 Sep 2023 07:29:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Standard-fame-mask-setting-MPC5644C/m-p/1719811#M24226</guid>
      <dc:creator>WUXIE</dc:creator>
      <dc:date>2023-09-09T07:29:03Z</dc:date>
    </item>
  </channel>
</rss>

