<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MPC5748 generates IOVR1 error in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1601545#M22896</link>
    <description>&lt;P&gt;&lt;SPAN&gt;All packets with 16 ids CAN be sent, ok, and an IOVR1 error will be reported at 17. The interval between sending each ID is 100ms. Each ID uses a different messagebox.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="wenfengyao_0-1676858667293.jpeg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211485i9BF729F275253A20/image-size/medium?v=v2&amp;amp;px=400" role="button" title="wenfengyao_0-1676858667293.jpeg" alt="wenfengyao_0-1676858667293.jpeg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;After the For loop, run again and immediately enter the IOVR1 handle&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="wenfengyao_1-1676858712476.jpeg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211486iB76EEF7A302D88E7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="wenfengyao_1-1676858712476.jpeg" alt="wenfengyao_1-1676858712476.jpeg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;How do I locate and analyze the IOVR1 error?&lt;/P&gt;</description>
    <pubDate>Mon, 20 Feb 2023 02:07:14 GMT</pubDate>
    <dc:creator>wenfengyao</dc:creator>
    <dc:date>2023-02-20T02:07:14Z</dc:date>
    <item>
      <title>MPC5748 generates IOVR1 error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1601545#M22896</link>
      <description>&lt;P&gt;&lt;SPAN&gt;All packets with 16 ids CAN be sent, ok, and an IOVR1 error will be reported at 17. The interval between sending each ID is 100ms. Each ID uses a different messagebox.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="wenfengyao_0-1676858667293.jpeg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211485i9BF729F275253A20/image-size/medium?v=v2&amp;amp;px=400" role="button" title="wenfengyao_0-1676858667293.jpeg" alt="wenfengyao_0-1676858667293.jpeg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;After the For loop, run again and immediately enter the IOVR1 handle&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="wenfengyao_1-1676858712476.jpeg" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/211486iB76EEF7A302D88E7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="wenfengyao_1-1676858712476.jpeg" alt="wenfengyao_1-1676858712476.jpeg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;How do I locate and analyze the IOVR1 error?&lt;/P&gt;</description>
      <pubDate>Mon, 20 Feb 2023 02:07:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1601545#M22896</guid>
      <dc:creator>wenfengyao</dc:creator>
      <dc:date>2023-02-20T02:07:14Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5748 generates IOVR1 error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1601935#M22906</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Instruction Fetch Error report in this case means that there was bus termination error during fetching of instruction. MCSRR0 shows address 0x02DE015A which is unimplemented address space. This leads to machine check exception IVOR1 and IF in MCSR is set.&lt;BR /&gt;- Check if size of stack is sufficient.&amp;nbsp;&lt;BR /&gt;- Try to disable both instruction and data cache to confirm that this is not related to some coherency issues.&lt;BR /&gt;- If it is possible, try to disable unnecessary features/functions in your code to make the project as simple as possible. If it helps, then enable the functions one by one to see what makes the difference.&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 20 Feb 2023 11:32:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1601935#M22906</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2023-02-20T11:32:48Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5748 generates IOVR1 error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1603613#M22929</link>
      <description>&lt;P&gt;&lt;SPAN&gt;- Check if size of stack is sufficient.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;Stack adequate, no overflow&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;SPAN&gt;- Try to disable both instruction and data cache to confirm that this is not related to some coherency issues.&lt;/SPAN&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;The cache function is not enabled and is not used&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;BR /&gt;&lt;SPAN&gt;- If it is possible, try to disable unnecessary features/functions in your code to make the project as simple as possible. If it helps, then enable the functions one by one to see what makes the difference.&lt;/SPAN&gt;&lt;/P&gt;&lt;UL&gt;&lt;LI&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;Disable code found I2C initialization function I2C_DRV_MasterInit masked, there will be no feedback issues.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt; At the same time, I did a test, open I2C initialization function I2C_DRV_MasterInit, and mask all applications that use I2C function, there will still be the problem of feedback. &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P class=""&gt;&lt;SPAN class=""&gt;&lt;SPAN&gt;The following is the i2c initialization code&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;/****************************************************************************&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;*&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Macro Definitions&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;*****************************************************************************/&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;#define&amp;nbsp;&amp;nbsp;&amp;nbsp; IICHAL_CHANNEL_MAX_NUM&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 1u&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;/*****************************************************************************************&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;*&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Internal Variable Definitions&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;******************************************************************************************/&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;i2c_master_state_t i2c1MasterState;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;/*****************************************************************************************&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;*&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Global Variable Definitions&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;******************************************************************************************/&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;const uint32&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IicInstanceConfig [IICHAL_CHANNEL_MAX_NUM] =&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; INST_I2C1,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;const i2c_master_user_config_t*&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IicUserConfig [IICHAL_CHANNEL_MAX_NUM] =&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;amp;i2c1_MasterConfig0,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;const i2c_master_state_t*&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IicMasterConfig [IICHAL_CHANNEL_MAX_NUM] =&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;amp;i2c1MasterState,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;};&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Std_ReturnType IicHal_MasterInit(IicHal_IdType Id)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;{&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;#if(IICHAL_DEBUG_1 == STD_ON)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; if(Id &amp;lt; IICHAL_CHANNEL_MAX_NUM)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;#endif&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; {&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; if( I2C_DRV_MasterInit( IicInstanceConfig[Id],IicUserConfig[Id],IicMasterConfig[Id] ) == STATUS_SUCCESS )&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; return&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; ERR_FLAG_OK;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; }&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; return&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; ERR_FLAG_FAULT;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;}&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 22 Feb 2023 10:00:38 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1603613#M22929</guid>
      <dc:creator>wenfengyao</dc:creator>
      <dc:date>2023-02-22T10:00:38Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5748 generates IOVR1 error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1604632#M22952</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;so try to step through&amp;nbsp;&lt;SPAN&gt;IicHal_MasterInit inside functions within debugger and try to locate the line when it goes away.&lt;/SPAN&gt;&lt;/P&gt;
&lt;P&gt;&lt;SPAN&gt;BR, Petr&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Thu, 23 Feb 2023 14:07:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748-generates-IOVR1-error/m-p/1604632#M22952</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2023-02-23T14:07:24Z</dc:date>
    </item>
  </channel>
</rss>

