<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: mpc5744p IVPR1 in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1553260#M22352</link>
    <description>&lt;P&gt;You can check MCSRR0 core register when IVOR1 is triggered. This register contains address of instruction which caused the error. This should provide some hints what happened.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;Lukas&lt;/P&gt;</description>
    <pubDate>Mon, 14 Nov 2022 11:11:13 GMT</pubDate>
    <dc:creator>lukaszadrapa</dc:creator>
    <dc:date>2022-11-14T11:11:13Z</dc:date>
    <item>
      <title>mpc5744p IVPR1</title>
      <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1551730#M22320</link>
      <description>&lt;P&gt;flash blocks be set some for APP running ,other for datas.at some case ,datas block are Erase&amp;nbsp; 0Xffff; then&amp;nbsp; power down ,and UP.&amp;nbsp; running to IVPR1&amp;nbsp;Interrupt .how to do this?&amp;nbsp;thanks&lt;/P&gt;</description>
      <pubDate>Thu, 10 Nov 2022 07:31:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1551730#M22320</guid>
      <dc:creator>Andrewkangddac</dc:creator>
      <dc:date>2022-11-10T07:31:22Z</dc:date>
    </item>
    <item>
      <title>Re: mpc5744p IVPR1</title>
      <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1552127#M22334</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;When the flash is erased/programmed in runtime, there’s always a risk that the flash operation will be terminated by unexpected reset or power down. In this case, the flash (only areas directly modified by the erase or program operation, other flash is not affected) is left in undetermined state. In this case, it usually leads to noncorrectable ECC errors. When you access such corrupted flash later, the access is terminated by bus error and IVOR1 exception is triggered if it was core access.&lt;/P&gt;
&lt;P&gt;The exception needs to be handled appropriately. To recover, it is necessary to erase corrupted flash blocks. There’s an application note which describes this in details:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN13179.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/application-note/AN13179.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/application-note-software/AN13179SW.zip" target="_blank"&gt;https://www.nxp.com/docs/en/application-note-software/AN13179SW.zip&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Lukas&lt;/P&gt;</description>
      <pubDate>Thu, 10 Nov 2022 16:14:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1552127#M22334</guid>
      <dc:creator>lukaszadrapa</dc:creator>
      <dc:date>2022-11-10T16:14:26Z</dc:date>
    </item>
    <item>
      <title>Re: mpc5744p IVPR1</title>
      <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1552278#M22335</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;you know the datas flash&amp;nbsp; &amp;nbsp;is&amp;nbsp; erased ok,then the code also can running .but at some condition, the goto&amp;nbsp; IVPR1.This is not leads ECC errors . so I want to know this condition make MCSR(IF) set ? how can to do this condition ?&amp;nbsp; &amp;nbsp;tanks .&lt;/P&gt;</description>
      <pubDate>Fri, 11 Nov 2022 00:47:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1552278#M22335</guid>
      <dc:creator>Andrewkangddac</dc:creator>
      <dc:date>2022-11-11T00:47:10Z</dc:date>
    </item>
    <item>
      <title>Re: mpc5744p IVPR1</title>
      <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1553260#M22352</link>
      <description>&lt;P&gt;You can check MCSRR0 core register when IVOR1 is triggered. This register contains address of instruction which caused the error. This should provide some hints what happened.&lt;/P&gt;
&lt;P&gt;Regards&lt;/P&gt;
&lt;P&gt;Lukas&lt;/P&gt;</description>
      <pubDate>Mon, 14 Nov 2022 11:11:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1553260#M22352</guid>
      <dc:creator>lukaszadrapa</dc:creator>
      <dc:date>2022-11-14T11:11:13Z</dc:date>
    </item>
    <item>
      <title>Re: mpc5744p IVPR1</title>
      <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1553550#M22356</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Can you give me some examples for how to do&lt;SPAN&gt;IVPR1 .thanks&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 15 Nov 2022 00:53:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1553550#M22356</guid>
      <dc:creator>Andrewkangddac</dc:creator>
      <dc:date>2022-11-15T00:53:59Z</dc:date>
    </item>
    <item>
      <title>Re: mpc5744p IVPR1</title>
      <link>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1554731#M22368</link>
      <description>&lt;P&gt;I found attached project in my repository. It just increments the return address in MCSRR0 in IVOR1, so it can continue in the program flow - which is not always possible depending on the source of problem. For example, you can do that when reading user data from flash which may be corrupted due to ECC.&lt;/P&gt;
&lt;P&gt;The example follows this application note:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN4648.pdf" target="_blank"&gt;https://www.nxp.com/docs/en/application-note/AN4648.pdf&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Lukas&lt;/P&gt;</description>
      <pubDate>Wed, 16 Nov 2022 09:23:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/mpc5744p-IVPR1/m-p/1554731#M22368</guid>
      <dc:creator>lukaszadrapa</dc:creator>
      <dc:date>2022-11-16T09:23:35Z</dc:date>
    </item>
  </channel>
</rss>

