<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: S32R294 PLL init error in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1266958#M18082</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;this issue has been fixed, which is caused by the clock configuration, as I set the run0-3 in CCTL2/CCTL3 to CLK_GATED, the problem will raise.&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 23 Apr 2021 02:01:43 GMT</pubDate>
    <dc:creator>Jiaji</dc:creator>
    <dc:date>2021-04-23T02:01:43Z</dc:date>
    <item>
      <title>S32R294 PLL init error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1263970#M18020</link>
      <description>&lt;P&gt;hello,&lt;/P&gt;&lt;P&gt;i'm using S32R294 and Mcal version1.0.1&lt;/P&gt;&lt;P&gt;while running the step of "REG_WRITE32( (*PLLDIG_pConfigPtr-&amp;gt;apPllDigConfig)[u32Counter].u32RegisterAddr, (*PLLDIG_pConfigPtr-&amp;gt;apPllDigConfig)[u32Counter].u32RegisterData );" connected Lauterbach,the code will crash.&amp;nbsp;&lt;/P&gt;&lt;P&gt;if i disconnect Lauterbach, it will work well.&lt;/P&gt;&lt;P&gt;for more information please check the snapshot below.&lt;/P&gt;&lt;P&gt;do you know the root cause?&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Jiaji_0-1618803311303.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/142582i3DA2B8C4E8626048/image-size/medium?v=v2&amp;amp;px=400" alt="Jiaji_0-1618803311303.png" title="Jiaji_0-1618803311303.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Jiaji_1-1618803330361.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/142583iE16B68163482D44F/image-size/medium?v=v2&amp;amp;px=400" alt="Jiaji_1-1618803330361.png" title="Jiaji_1-1618803330361.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Jiaji_2-1618803337013.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/142584iF684D70C56453ED5/image-size/medium?v=v2&amp;amp;px=400" alt="Jiaji_2-1618803337013.png" title="Jiaji_2-1618803337013.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 19 Apr 2021 03:42:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1263970#M18020</guid>
      <dc:creator>Jiaji</dc:creator>
      <dc:date>2021-04-19T03:42:28Z</dc:date>
    </item>
    <item>
      <title>Re: S32R294 PLL init error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1264913#M18049</link>
      <description>&lt;P&gt;Hello,&lt;/P&gt;
&lt;P&gt;Are you doing step debugging while it crash?&lt;/P&gt;
&lt;P&gt;When you execute it by F4 (step over) it fails?&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="petervlna_0-1618904239075.png" style="width: 700px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/142738iB4CD382FF3C8CAE3/image-dimensions/700x98?v=v2" width="700" height="98" role="button" title="petervlna_0-1618904239075.png" alt="petervlna_0-1618904239075.png" /&gt;&lt;span class="lia-inline-image-caption" onclick="event.preventDefault();"&gt;petervlna_0-1618904239075.png&lt;/span&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;It looks to me like some timing protection which runs out if you execute the code in steps.&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;
&lt;P&gt;Best regards,&lt;/P&gt;
&lt;P&gt;Peter&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 20 Apr 2021 07:38:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1264913#M18049</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2021-04-20T07:38:09Z</dc:date>
    </item>
    <item>
      <title>Re: S32R294 PLL init error</title>
      <link>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1266958#M18082</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;this issue has been fixed, which is caused by the clock configuration, as I set the run0-3 in CCTL2/CCTL3 to CLK_GATED, the problem will raise.&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 23 Apr 2021 02:01:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/S32R294-PLL-init-error/m-p/1266958#M18082</guid>
      <dc:creator>Jiaji</dc:creator>
      <dc:date>2021-04-23T02:01:43Z</dc:date>
    </item>
  </channel>
</rss>

