<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MPC5744P ADC Question in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1240269#M17545</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;if you have same setting for CTR0 register and MCR[ADCLKSEL] then conversion of single channel takes same time on each ADC modules. Check if you have enabled presampling for some channels, compare this between modules.&lt;BR /&gt;You should not select reserved channels for conversion.&lt;/P&gt;
&lt;P&gt;BR, Petr&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Thu, 04 Mar 2021 12:23:37 GMT</pubDate>
    <dc:creator>PetrS</dc:creator>
    <dc:date>2021-03-04T12:23:37Z</dc:date>
    <item>
      <title>MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1224577#M17264</link>
      <description>&lt;P&gt;Hi,&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for looking at my question.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&lt;SPAN class="transSent"&gt;I ran into a problem while trying to debug the ADC function of the MPC5744P.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&lt;SPAN class="transSent"&gt;I set the register values of ADC3 and ADC1 to be the same, but the sampling frequency of ADC3 is much higher than that of ADC1.&amp;nbsp;&lt;SPAN&gt;I configured Normal mode.&amp;nbsp;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_0-1612257845150.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/136286i12C06ACB34ED5C8D/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_0-1612257845150.png" alt="Du_0224_0-1612257845150.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is it a problem with my clock configuration&lt;SPAN&gt;, or is it something else?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Tue, 02 Feb 2021 09:24:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1224577#M17264</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2021-02-02T09:24:46Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1224666#M17267</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;the same AD_clk clock is used for conversion, so if ADC modules register setting is the same then there should not be a difference. &lt;BR /&gt;For your code, set CTR0 register before you start conversion by setting NSTART.&lt;BR /&gt;So compare registers in debugger before you finally start conversion using NSTART.&lt;/P&gt;
&lt;P&gt;BR, Petr&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Tue, 02 Feb 2021 11:03:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1224666#M17267</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2021-02-02T11:03:10Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1225109#M17272</link>
      <description>&lt;P class="_tgt transPara grammarSection"&gt;Hi,&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&lt;SPAN class="transSent"&gt;Thank you for your answer.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&lt;SPAN class="transSent"&gt;I have a small problem now, when I was analyzing the clock tree, the clock PBRIDGEx_CLK has input to the ADC module.&lt;/SPAN&gt;&lt;SPAN class="transSent"&gt;I want to know if the four ADC groups are using the same PBRIDGEx_CLK or if PBRIDGE0_CLK/PBRIDGE1_CLK are supplying four different ADCs (0/1/2/3) groups.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&lt;SPAN class="transSent"&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="image.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/136355i86AAEE6B1C8C3F78/image-size/medium?v=v2&amp;amp;px=400" role="button" title="image.png" alt="image.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&amp;nbsp;&lt;/P&gt;&lt;P class="_tgt transPara grammarSection"&gt;&lt;SPAN class="transSent"&gt;Thank you.&lt;/SPAN&gt;&lt;/P&gt;</description>
      <pubDate>Wed, 03 Feb 2021 02:46:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1225109#M17272</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2021-02-03T02:46:06Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1228579#M17311</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;ADC1/ADC3 is on PBRIGDE_0 and ADC0/ADC2 on PBRIDGE_1&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Tue, 09 Feb 2021 07:16:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1228579#M17311</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2021-02-09T07:16:29Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1236957#M17475</link>
      <description>&lt;P&gt;Hi, PetrS,&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your reply.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Now we need a longer sampling period. Now we set CTR0-INPSAMP to the maximum value, but the time is still too fast. We found another way:&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We use the scan mode of ADC sampling. When an ADC group initializes multiple channels, the sampling period of the entire ADC group can be extended. So when we use ADC3, we enable channels 0-2 and 10-14 of ADC3. We found that this can also extend the sampling cycle time. But we are using the 144-pin 5744P, the description above in the manual does not have this channel.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;We would like to ask if there are any risks in this approach.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="image.png" style="width: 999px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/138190iE0FE4E945F40E254/image-size/large?v=v2&amp;amp;px=999" role="button" title="image.png" alt="image.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="image.png" style="width: 487px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/138192i35199C8DBD4019DB/image-size/large?v=v2&amp;amp;px=999" role="button" title="image.png" alt="image.png" /&gt;&lt;/span&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Looking forward to your reply.&lt;BR /&gt;Thank you. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 26 Feb 2021 02:37:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1236957#M17475</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2021-02-26T02:37:10Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1240269#M17545</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;if you have same setting for CTR0 register and MCR[ADCLKSEL] then conversion of single channel takes same time on each ADC modules. Check if you have enabled presampling for some channels, compare this between modules.&lt;BR /&gt;You should not select reserved channels for conversion.&lt;/P&gt;
&lt;P&gt;BR, Petr&amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Thu, 04 Mar 2021 12:23:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1240269#M17545</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2021-03-04T12:23:37Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1240968#M17555</link>
      <description>&lt;P&gt;Thank you for your reply.&lt;BR /&gt;I switched to FlexPWM_CTU_ADC and it succeeded.&lt;BR /&gt;But I have a small question to ask, &lt;STRONG&gt;CTU_TGSISR&lt;/STRONG&gt; register where to see what each one corresponding trigger inputs are? I did not find &lt;STRONG&gt;CTU's chip-specific&lt;/STRONG&gt; part in the manual.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="image.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/138879i5D9BCF39D407C16C/image-size/medium?v=v2&amp;amp;px=400" role="button" title="image.png" alt="image.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="Du_0224_0-1614945356871.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/138880i609537347F5644F7/image-size/medium?v=v2&amp;amp;px=400" role="button" title="Du_0224_0-1614945356871.png" alt="Du_0224_0-1614945356871.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="image.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/138881i65EC161BF5B9D4E4/image-size/medium?v=v2&amp;amp;px=400" role="button" title="image.png" alt="image.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;Thank you again.&lt;/P&gt;</description>
      <pubDate>Fri, 05 Mar 2021 11:58:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1240968#M17555</guid>
      <dc:creator>Du_0224</dc:creator>
      <dc:date>2021-03-05T11:58:37Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5744P ADC Question</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1241020#M17558</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;see chapter 7&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="PetrS_0-1614950915349.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/138888i069B4D1BC9C22E10/image-size/medium?v=v2&amp;amp;px=400" role="button" title="PetrS_0-1614950915349.png" alt="PetrS_0-1614950915349.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;BR, Petr&lt;/P&gt;</description>
      <pubDate>Fri, 05 Mar 2021 13:29:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5744P-ADC-Question/m-p/1241020#M17558</guid>
      <dc:creator>PetrS</dc:creator>
      <dc:date>2021-03-05T13:29:08Z</dc:date>
    </item>
  </channel>
</rss>

