<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: FIFO width and Depth in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/FIFO-width-and-Depth/m-p/1185276#M16698</link>
    <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;the depth of TX FIFO is 4. Width is 32bits - 16bits of data and 16bits of command.&lt;/P&gt;
&lt;P&gt;For more details, see please section "40.5.2.4 Transmit First In First Out (TX FIFO) buffering mechanism" and description of PUSHR register "40.4.7 PUSH TX FIFO Register In Master Mode (DSPIx_PUSHR)" in the reference manual:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=MPC5748GRM" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=MPC5748GRM&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Lukas&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Wed, 18 Nov 2020 14:32:53 GMT</pubDate>
    <dc:creator>lukaszadrapa</dc:creator>
    <dc:date>2020-11-18T14:32:53Z</dc:date>
    <item>
      <title>FIFO width and Depth</title>
      <link>https://community.nxp.com/t5/MPC5xxx/FIFO-width-and-Depth/m-p/1184479#M16692</link>
      <description>&lt;P&gt;For SPI mode in MPC5748G we have 4 TX FIFO. So I need to find the width and depth of FIFO&lt;/P&gt;</description>
      <pubDate>Tue, 17 Nov 2020 12:20:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/FIFO-width-and-Depth/m-p/1184479#M16692</guid>
      <dc:creator>Questioner</dc:creator>
      <dc:date>2020-11-17T12:20:26Z</dc:date>
    </item>
    <item>
      <title>Re: FIFO width and Depth</title>
      <link>https://community.nxp.com/t5/MPC5xxx/FIFO-width-and-Depth/m-p/1185276#M16698</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;the depth of TX FIFO is 4. Width is 32bits - 16bits of data and 16bits of command.&lt;/P&gt;
&lt;P&gt;For more details, see please section "40.5.2.4 Transmit First In First Out (TX FIFO) buffering mechanism" and description of PUSHR register "40.4.7 PUSH TX FIFO Register In Master Mode (DSPIx_PUSHR)" in the reference manual:&lt;/P&gt;
&lt;P&gt;&lt;A href="https://www.nxp.com/webapp/Download?colCode=MPC5748GRM" target="_blank"&gt;https://www.nxp.com/webapp/Download?colCode=MPC5748GRM&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Regards,&lt;/P&gt;
&lt;P&gt;Lukas&lt;/P&gt;
&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Wed, 18 Nov 2020 14:32:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/FIFO-width-and-Depth/m-p/1185276#M16698</guid>
      <dc:creator>lukaszadrapa</dc:creator>
      <dc:date>2020-11-18T14:32:53Z</dc:date>
    </item>
  </channel>
</rss>

