<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MPC5xxx中的主题 Rslv Resolver ADC sampling synchronization</title>
    <link>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019946#M15301</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Guys&amp;nbsp;&lt;/P&gt;&lt;P&gt;Recently I am studying NXP application note AN3943, RSLV resolver driver application note.&amp;nbsp;&lt;/P&gt;&lt;P&gt;There is one point that I am not quite understand:&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How to synchronize the ADC trigger signal that can make sure the ADC samples at the peak point of the resolver analog reference signal?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;From the diagram (Figure 9), I can see there are resolver digital reference and resolver analog reference (this should be the excitation signal). So in my understanding, the resolver digital reference is generated by the eTPU PWM function, so what is the relationship between the r&lt;SPAN&gt;esolver digital reference and&amp;nbsp;resolver analog reference? I am a little bit confused about that. How to configure this PWM output and the ADC trigger PWM from the eTPU to make sure the synchronization?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I attached both screenshots of the diagram.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks a lot for your help&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ni&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 12 Feb 2020 16:01:11 GMT</pubDate>
    <dc:creator>nizhang</dc:creator>
    <dc:date>2020-02-12T16:01:11Z</dc:date>
    <item>
      <title>Rslv Resolver ADC sampling synchronization</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019946#M15301</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Guys&amp;nbsp;&lt;/P&gt;&lt;P&gt;Recently I am studying NXP application note AN3943, RSLV resolver driver application note.&amp;nbsp;&lt;/P&gt;&lt;P&gt;There is one point that I am not quite understand:&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How to synchronize the ADC trigger signal that can make sure the ADC samples at the peak point of the resolver analog reference signal?&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;From the diagram (Figure 9), I can see there are resolver digital reference and resolver analog reference (this should be the excitation signal). So in my understanding, the resolver digital reference is generated by the eTPU PWM function, so what is the relationship between the r&lt;SPAN&gt;esolver digital reference and&amp;nbsp;resolver analog reference? I am a little bit confused about that. How to configure this PWM output and the ADC trigger PWM from the eTPU to make sure the synchronization?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;I attached both screenshots of the diagram.&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Thanks a lot for your help&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Ni&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 12 Feb 2020 16:01:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019946#M15301</guid>
      <dc:creator>nizhang</dc:creator>
      <dc:date>2020-02-12T16:01:11Z</dc:date>
    </item>
    <item>
      <title>Re: Rslv Resolver ADC sampling synchronization</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019947#M15302</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, there is a hardware interface in between like this:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_2.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/99023i531539CB420B612E/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_2.png" alt="pastedImage_2.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;AN3943 references AN1942/D describing Resolver theory and hardware interface as well:&lt;/P&gt;&lt;P&gt;&lt;A class="link-titled" href="https://www.nxp.com/docs/en/application-note/AN1942.pdf" title="https://www.nxp.com/docs/en/application-note/AN1942.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN1942.pdf&lt;/A&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope it helps&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Feb 2020 12:08:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019947#M15302</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2020-02-13T12:08:19Z</dc:date>
    </item>
    <item>
      <title>Re: Rslv Resolver ADC sampling synchronization</title>
      <link>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019948#M15303</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, these info helps, thanks a lot&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Feb 2020 19:43:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/Rslv-Resolver-ADC-sampling-synchronization/m-p/1019948#M15303</guid>
      <dc:creator>nizhang</dc:creator>
      <dc:date>2020-02-13T19:43:04Z</dc:date>
    </item>
  </channel>
</rss>

