<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MPC5xxxのトピックPLLCFG</title>
    <link>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000667#M15063</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;According to the manual of MCP5777C the PLLCFG0, 1 and 2 are all input only signals (Table 3-4. IBE always ON signals (continued)):&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;PLLCFG02 I 208&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;PLLCFG12 I 209&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;PLLCFG2 I 210&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But if I look at the system_IO_definition they are listed as:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;General Purpose I/O 208&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;General Purpose I/O 209&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;General Purpose I/O 210&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you confirm that PLLCFG 0 and 1 do not have any function for MPC5777C and that they are input only?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/Mathias&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Mar 2020 10:12:33 GMT</pubDate>
    <dc:creator>mathias_edman</dc:creator>
    <dc:date>2020-03-23T10:12:33Z</dc:date>
    <item>
      <title>PLLCFG</title>
      <link>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000667#M15063</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;According to the manual of MCP5777C the PLLCFG0, 1 and 2 are all input only signals (Table 3-4. IBE always ON signals (continued)):&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;PLLCFG02 I 208&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;PLLCFG12 I 209&lt;/STRONG&gt;&lt;BR /&gt;&lt;STRONG&gt;PLLCFG2 I 210&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;But if I look at the system_IO_definition they are listed as:&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;General Purpose I/O 208&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;General Purpose I/O 209&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;General Purpose I/O 210&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you confirm that PLLCFG 0 and 1 do not have any function for MPC5777C and that they are input only?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/Mathias&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Mar 2020 10:12:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000667#M15063</guid>
      <dc:creator>mathias_edman</dc:creator>
      <dc:date>2020-03-23T10:12:33Z</dc:date>
    </item>
    <item>
      <title>Re: PLLCFG</title>
      <link>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000668#M15064</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, I don't understand you too much. These are just pads with multiple functionalities. May be inputs or outputs. As PLL configuration pins they only works during reset and only if legacy mode is used. There is second option that the configuration is stored in OTP flash area (DCF records).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/103898i00A62527E2EB5DD5/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;How to handle configuration pins you may see in the following appnote, sections 5.4 and 5.5:&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN5268.pdf"&gt;https://www.nxp.com/docs/en/application-note/AN5268.pdf&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Mar 2020 16:32:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000668#M15064</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2020-03-23T16:32:43Z</dc:date>
    </item>
    <item>
      <title>Re: PLLCFG</title>
      <link>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000669#M15065</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I would yet add that the fact IBE bit is always ON, does not automatically mean it is input only pin. OBE bit must be just set by software. IBE and OBE bits may be set both, in this case it means it is output pin and its corresponding level is being reflected in the input buffer simultaneously.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Mar 2020 19:36:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000669#M15065</guid>
      <dc:creator>davidtosenovjan</dc:creator>
      <dc:date>2020-03-23T19:36:44Z</dc:date>
    </item>
    <item>
      <title>Re: PLLCFG</title>
      <link>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000670#M15066</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Ok, thanks for the clarification.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Mathias&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Apr 2020 15:01:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/PLLCFG/m-p/1000670#M15066</guid>
      <dc:creator>mathias_edman</dc:creator>
      <dc:date>2020-04-08T15:01:53Z</dc:date>
    </item>
  </channel>
</rss>

