<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: MPC5748G uSDHC in MPC5xxx</title>
    <link>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895206#M13245</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your reply!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;After the USDHC is initialized, CMD0 instruction is sent to the EMMC to make the &amp;nbsp;EMMC enter IDLE mode.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Send CMD1 instruction to obtain the OCR register information of the EMMC.&lt;/SPAN&gt; MPC5748G’s register of response have not received value, the Command Complete (CC) bit is not set, and the Command Inhibit (CIHB) bit is 0. However, it can be seen from the oscilloscope that the EMMC has a response waveform after receiving the CMD1 signal.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;The source code is attached.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Could you tell me what’s wrong with the configuration?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN data-group="1-0"&gt;&lt;SPAN&gt;Looking forward to your reply&lt;/SPAN&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN data-group="2-0"&gt;&lt;SPAN&gt;Thank you!&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 21 May 2019 09:35:35 GMT</pubDate>
    <dc:creator>491844366</dc:creator>
    <dc:date>2019-05-21T09:35:35Z</dc:date>
    <item>
      <title>MPC5748G uSDHC</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895204#M13243</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello!&amp;nbsp;I am confused about uSDHC on MPC5748G&amp;nbsp;&amp;nbsp;for some days,the response from CMD1 can be seen by an oscilloscope, but the&amp;nbsp;processor&amp;nbsp; just&amp;nbsp;can't catch it,somebody help me plaese!&lt;BR /&gt;Thank you!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 May 2019 00:51:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895204#M13243</guid>
      <dc:creator>491844366</dc:creator>
      <dc:date>2019-05-16T00:51:43Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5748G uSDHC</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895205#M13244</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;Could you explain issue you are seeing more closely?&lt;/P&gt;&lt;P&gt;I am not able to tell you where is the issue from such brief explanation of issue.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards,&lt;/P&gt;&lt;P&gt;Peter&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 20 May 2019 11:32:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895205#M13244</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2019-05-20T11:32:02Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5748G uSDHC</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895206#M13245</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN&gt;Thank you for your reply!&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;After the USDHC is initialized, CMD0 instruction is sent to the EMMC to make the &amp;nbsp;EMMC enter IDLE mode.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Send CMD1 instruction to obtain the OCR register information of the EMMC.&lt;/SPAN&gt; MPC5748G’s register of response have not received value, the Command Complete (CC) bit is not set, and the Command Inhibit (CIHB) bit is 0. However, it can be seen from the oscilloscope that the EMMC has a response waveform after receiving the CMD1 signal.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;&amp;nbsp;The source code is attached.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;Could you tell me what’s wrong with the configuration?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN data-group="1-0"&gt;&lt;SPAN&gt;Looking forward to your reply&lt;/SPAN&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN data-group="2-0"&gt;&lt;SPAN&gt;Thank you!&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 May 2019 09:35:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5748G-uSDHC/m-p/895206#M13245</guid>
      <dc:creator>491844366</dc:creator>
      <dc:date>2019-05-21T09:35:35Z</dc:date>
    </item>
  </channel>
</rss>

