<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MPC5xxx中的主题 Re: MPC5777C FlexCAN</title>
    <link>https://community.nxp.com/t5/MPC5xxx/MPC5777C-FlexCAN/m-p/835309#M12271</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;we do not have any particular example as the process is quite simple:&lt;/P&gt;&lt;P&gt;To control error injection configure&amp;nbsp; Memory Error Control Register (CAN_MECR) and set address for error injection:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The error injection is done via Error Injection Address Register (CAN_ERRIAR)&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;40.4.21&amp;nbsp;&amp;nbsp; Error Injection Address Register (CAN_ERRIAR)&lt;/STRONG&gt;&lt;BR /&gt;This register holds the address where error is to be injected. Use the following table to convert from the memory map address to the location in the physical FlexCAN RAM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards,&lt;/P&gt;&lt;P&gt;Peter&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 14 May 2019 10:20:11 GMT</pubDate>
    <dc:creator>petervlna</dc:creator>
    <dc:date>2019-05-14T10:20:11Z</dc:date>
    <item>
      <title>MPC5777C FlexCAN</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5777C-FlexCAN/m-p/835308#M12270</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all.&lt;/P&gt;&lt;P&gt;Where can be found an example related a injection of fault into flex can RAM, after having enabled ECC ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks to all.&lt;/P&gt;&lt;P&gt;Regards.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Oct 2018 13:57:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5777C-FlexCAN/m-p/835308#M12270</guid>
      <dc:creator>mauriziogreco</dc:creator>
      <dc:date>2018-10-25T13:57:22Z</dc:date>
    </item>
    <item>
      <title>Re: MPC5777C FlexCAN</title>
      <link>https://community.nxp.com/t5/MPC5xxx/MPC5777C-FlexCAN/m-p/835309#M12271</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;we do not have any particular example as the process is quite simple:&lt;/P&gt;&lt;P&gt;To control error injection configure&amp;nbsp; Memory Error Control Register (CAN_MECR) and set address for error injection:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The error injection is done via Error Injection Address Register (CAN_ERRIAR)&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;40.4.21&amp;nbsp;&amp;nbsp; Error Injection Address Register (CAN_ERRIAR)&lt;/STRONG&gt;&lt;BR /&gt;This register holds the address where error is to be injected. Use the following table to convert from the memory map address to the location in the physical FlexCAN RAM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards,&lt;/P&gt;&lt;P&gt;Peter&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 May 2019 10:20:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/MPC5777C-FlexCAN/m-p/835309#M12271</guid>
      <dc:creator>petervlna</dc:creator>
      <dc:date>2019-05-14T10:20:11Z</dc:date>
    </item>
  </channel>
</rss>

