<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>MPC5xxxのトピックRe: S32R274&amp;SPT</title>
    <link>https://community.nxp.com/t5/MPC5xxx/S32R274-SPT/m-p/780047#M11366</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; SPT memory is accessed by 8*8slice at once（increase column address),&lt;SPAN&gt;SARM memory is accessed by 64bit at once（increase row address).The direction of the arrow above is my addressing direction。&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 15 Dec 2017 00:20:03 GMT</pubDate>
    <dc:creator>taokang</dc:creator>
    <dc:date>2017-12-15T00:20:03Z</dc:date>
    <item>
      <title>S32R274&amp;SPT</title>
      <link>https://community.nxp.com/t5/MPC5xxx/S32R274-SPT/m-p/780046#M11365</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/10548i306ED7C2BC5A2637/image-size/large?v=v2&amp;amp;px=999" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How to understand this picture？&lt;/P&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;FORM enctype="application/x-www-form-urlencoded" name="text_form"&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV class=""&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV&gt;&lt;DIV dir="ltr"&gt;&lt;SPAN class="" lang="en"&gt;&lt;SPAN&gt;What is the result of RFFT being stored in ORAM?&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/FORM&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 12 Dec 2017 09:59:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/S32R274-SPT/m-p/780046#M11365</guid>
      <dc:creator>丁瑞锋</dc:creator>
      <dc:date>2017-12-12T09:59:23Z</dc:date>
    </item>
    <item>
      <title>Re: S32R274&amp;SPT</title>
      <link>https://community.nxp.com/t5/MPC5xxx/S32R274-SPT/m-p/780047#M11366</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; SPT memory is accessed by 8*8slice at once（increase column address),&lt;SPAN&gt;SARM memory is accessed by 64bit at once（increase row address).The direction of the arrow above is my addressing direction。&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Dec 2017 00:20:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/MPC5xxx/S32R274-SPT/m-p/780047#M11366</guid>
      <dc:creator>taokang</dc:creator>
      <dc:date>2017-12-15T00:20:03Z</dc:date>
    </item>
  </channel>
</rss>

