<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPCXpresso IDE中的主题 Re: Using ITM on LPC13xx</title>
    <link>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665162#M32828</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks. I now understand that LPC13xx does not support Instruction Trace since ETM or ETB are not implemented. However, ITM can be used if the SWO pin is connected. &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 27 Feb 2017 04:39:23 GMT</pubDate>
    <dc:creator>prachipanse</dc:creator>
    <dc:date>2017-02-27T04:39:23Z</dc:date>
    <item>
      <title>Using ITM on LPC13xx</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665160#M32826</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The&amp;nbsp;LPCXpresso IDE Instruction Trace Guide states that the instruction trace is not supported on the&amp;nbsp;LPC13xx devices. However, as per the device datasheet, it seems like it may be supported -"Instrumentation Trace Macrocell allows additional software controlled trace." is mentioned as a feature of SWD.&lt;/P&gt;&lt;P&gt;Can you please confirm is it is supported by this chip?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Prachi&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Feb 2017 10:36:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665160#M32826</guid>
      <dc:creator>prachipanse</dc:creator>
      <dc:date>2017-02-24T10:36:31Z</dc:date>
    </item>
    <item>
      <title>Re: Using ITM on LPC13xx</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665161#M32827</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Don't get confused between &lt;EM&gt;Instruction&lt;/EM&gt; Trace and &lt;EM&gt;Instrumentation&lt;/EM&gt; Trace Macrocell (ITM). .&amp;nbsp;As it says in the manual&lt;/P&gt;&lt;DIV class="" title="Page 5"&gt;&lt;DIV class=""&gt;&lt;DIV class=""&gt;&lt;UL&gt;&lt;LI&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.000000pt;"&gt;Note that instruction trace is not supported with LPC17xx MCUs (which do not implement an ETB) or LPC13xx/LPC15xx MCUs (which do not implement ETM or ETB).&lt;/SPAN&gt;&lt;/P&gt;&lt;/LI&gt;&lt;/UL&gt;&lt;P&gt;&lt;SPAN style="font-size: 10.000000pt;"&gt;ITM does not support Instruction Trace, for that you need the additional hardware in the processor core - ETM/ETB or MTB.&lt;/SPAN&gt;&lt;/P&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/DIV&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Feb 2017 11:55:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665161#M32827</guid>
      <dc:creator>thefallguy</dc:creator>
      <dc:date>2017-02-24T11:55:56Z</dc:date>
    </item>
    <item>
      <title>Re: Using ITM on LPC13xx</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665162#M32828</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks. I now understand that LPC13xx does not support Instruction Trace since ETM or ETB are not implemented. However, ITM can be used if the SWO pin is connected. &amp;nbsp;&amp;nbsp;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Feb 2017 04:39:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Using-ITM-on-LPC13xx/m-p/665162#M32828</guid>
      <dc:creator>prachipanse</dc:creator>
      <dc:date>2017-02-27T04:39:23Z</dc:date>
    </item>
  </channel>
</rss>

