<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Software interrupt generation LPC1317 in LPCXpresso IDE</title>
    <link>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583360#M25840</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by vasanth on Tue Oct 09 22:43:53 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Alternatively you can use the Software Trigger Interrupt Register like&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;TABLE border="1"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD bgcolor="#cacaca"&gt; &lt;PRE&gt;
NVIC-&amp;gt;STIR = EINT0_IRQn;
&lt;/PRE&gt; &lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;SPAN&gt;For details, go to &lt;/SPAN&gt;&lt;BR /&gt;&lt;A href="http://" rel="nofollow noopener noreferrer" target="_blank"&gt;http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337g/index.html&lt;/A&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;and in that go to chapter 8, section 8.2.2, and look for table 8.29 and table 8.30. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;...:)&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 16 Jun 2016 00:04:27 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-16T00:04:27Z</dc:date>
    <item>
      <title>Software interrupt generation LPC1317</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583357#M25837</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by Deepak Bansal on Tue Oct 09 03:01:38 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;How to generate interrupt by software in LPC&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jun 2016 00:04:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583357#M25837</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-16T00:04:25Z</dc:date>
    </item>
    <item>
      <title>Re: Software interrupt generation LPC1317</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583358#M25838</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by ArtjomGromak on Tue Oct 09 06:59:21 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;HR /&gt;&lt;SPAN style="color: #0000ff;"&gt;&lt;STRONG&gt;Quote: Deepak Bansal&lt;/STRONG&gt;&lt;BR /&gt;How to generate interrupt by software in LPC&lt;/SPAN&gt;&lt;HR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Try this code&lt;/SPAN&gt;&lt;BR /&gt;&lt;TABLE border="1"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD bgcolor="#cacaca"&gt; &lt;PRE&gt;
NVIC_EnableIRQ(UART_IRQn);
NVIC_SetPendingIRQ(UART_IRQn);
&lt;/PRE&gt; &lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jun 2016 00:04:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583358#M25838</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-16T00:04:26Z</dc:date>
    </item>
    <item>
      <title>Re: Software interrupt generation LPC1317</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583359#M25839</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by daniel.widyanto on Tue Oct 09 21:56:43 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;For ARM Cortex-M3, better to use SVC feature for compatibility across ARM Cortex-M3 vendors. See &lt;/SPAN&gt;&lt;A href="http://http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0179b/ar01s02s07.html"&gt;http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.dai0179b/ar01s02s07.html&lt;/A&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jun 2016 00:04:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583359#M25839</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-16T00:04:27Z</dc:date>
    </item>
    <item>
      <title>Re: Software interrupt generation LPC1317</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583360#M25840</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by vasanth on Tue Oct 09 22:43:53 MST 2012&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Alternatively you can use the Software Trigger Interrupt Register like&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;TABLE border="1"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD bgcolor="#cacaca"&gt; &lt;PRE&gt;
NVIC-&amp;gt;STIR = EINT0_IRQn;
&lt;/PRE&gt; &lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;SPAN&gt;For details, go to &lt;/SPAN&gt;&lt;BR /&gt;&lt;A href="http://" rel="nofollow noopener noreferrer" target="_blank"&gt;http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337g/index.html&lt;/A&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;and in that go to chapter 8, section 8.2.2, and look for table 8.29 and table 8.30. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;...:)&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jun 2016 00:04:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/Software-interrupt-generation-LPC1317/m-p/583360#M25840</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-16T00:04:27Z</dc:date>
    </item>
  </channel>
</rss>

