<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPCXpresso IDEのトピックDMA controller Terminal Count Clear and Error Count Clear problem</title>
    <link>https://community.nxp.com/t5/LPCXpresso-IDE/DMA-controller-Terminal-Count-Clear-and-Error-Count-Clear/m-p/571828#M20788</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mayur.p.85 on Mon May 27 12:35:23 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am trying to program DMA channels for handling LED toggle. For doing this I am trying to write Terminal Count Clear (DMACIntTCClear) and Error Count Clear register (DMACIntErrClr) which are write only, which basically fails. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;According to user manual I should be able to write from bit 0 to 7 which is failing in my case.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Please see my programming sequence of DMA and let me know If I miss something.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;1. Disable NVIC DMA Interrupt bit ( I also tried without it)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;2. Enable GPDMA Power Control Register Bit which enables GPDMA Clock (29th bit of PCONP register)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;3. Read the DMACEnbldChns and verify that which Channels between 0 and 7 on DMA Controllers are inactive or not. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;4. Select one of the DMA Channel which is currently inactive.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;5. write to Clear Terminal count and Clear Error count&amp;nbsp; registers &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;at step 5 I am failed to write. Its always 0.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Please let me know if I missed something to access those registers.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Mayur&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 16 Jun 2016 02:23:03 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-16T02:23:03Z</dc:date>
    <item>
      <title>DMA controller Terminal Count Clear and Error Count Clear problem</title>
      <link>https://community.nxp.com/t5/LPCXpresso-IDE/DMA-controller-Terminal-Count-Clear-and-Error-Count-Clear/m-p/571828#M20788</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mayur.p.85 on Mon May 27 12:35:23 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I am trying to program DMA channels for handling LED toggle. For doing this I am trying to write Terminal Count Clear (DMACIntTCClear) and Error Count Clear register (DMACIntErrClr) which are write only, which basically fails. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;According to user manual I should be able to write from bit 0 to 7 which is failing in my case.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Please see my programming sequence of DMA and let me know If I miss something.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;1. Disable NVIC DMA Interrupt bit ( I also tried without it)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;2. Enable GPDMA Power Control Register Bit which enables GPDMA Clock (29th bit of PCONP register)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;3. Read the DMACEnbldChns and verify that which Channels between 0 and 7 on DMA Controllers are inactive or not. &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;4. Select one of the DMA Channel which is currently inactive.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;5. write to Clear Terminal count and Clear Error count&amp;nbsp; registers &lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;at step 5 I am failed to write. Its always 0.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Please let me know if I missed something to access those registers.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Regards,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Mayur&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Jun 2016 02:23:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPCXpresso-IDE/DMA-controller-Terminal-Count-Clear-and-Error-Count-Clear/m-p/571828#M20788</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-16T02:23:03Z</dc:date>
    </item>
  </channel>
</rss>

