<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: Measure the clock frequency of CGU_BASE_M3</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Measure-the-clock-frequency-of-CGU-BASE-M3/m-p/526736#M9252</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tha on Wed Sep 25 17:31:43 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;From the picture, the BASE_M3_CLK is equal to PLL1 only if the CLK_SEL bits are set to the PLL1 in the BASE_M3_CLK register.&amp;nbsp; Assuming that is the case, you can measure the BASE_M3_CLK by measuring PLL1.&amp;nbsp; If this scenario is true, you can also measure PLL1 directly by outputting it to one of the CLKOUT pins. &lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 18:16:46 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T18:16:46Z</dc:date>
    <item>
      <title>Measure the clock frequency of CGU_BASE_M3</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Measure-the-clock-frequency-of-CGU-BASE-M3/m-p/526735#M9251</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by shiggy on Sat Sep 21 05:53:29 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi Everyone.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Q1) Is there the method of&amp;nbsp; clock frequency of CGU_BASE_M3?&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; CGU_BASE_M3 means the excecution frequency of code.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;A)Frequenct monitor register has a function of multipleser which select&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;one signal from 17 input.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;But no input of CGU_BASE_M3. So directly it is not measured&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Please see the attached file which shows that CGU_BASE_M3(PLL1) is 72MHz.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;If you show me the code, I am very happy.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Shiggy&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:16:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Measure-the-clock-frequency-of-CGU-BASE-M3/m-p/526735#M9251</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:16:45Z</dc:date>
    </item>
    <item>
      <title>Re: Measure the clock frequency of CGU_BASE_M3</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Measure-the-clock-frequency-of-CGU-BASE-M3/m-p/526736#M9252</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by tha on Wed Sep 25 17:31:43 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;From the picture, the BASE_M3_CLK is equal to PLL1 only if the CLK_SEL bits are set to the PLL1 in the BASE_M3_CLK register.&amp;nbsp; Assuming that is the case, you can measure the BASE_M3_CLK by measuring PLL1.&amp;nbsp; If this scenario is true, you can also measure PLL1 directly by outputting it to one of the CLKOUT pins. &lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:16:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Measure-the-clock-frequency-of-CGU-BASE-M3/m-p/526736#M9252</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:16:46Z</dc:date>
    </item>
  </channel>
</rss>

