<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC1313 system PLL fails to lock on IRC</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525853#M8489</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by lpcadmin on Thu Mar 07 09:47:37 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;-__I&amp;nbsp; uint32_t&amp;nbsp; RESERVED17[3];&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;+__I&amp;nbsp; uint32_t&amp;nbsp; RESERVED17[4];&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;/code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Ouch, that's a bad one - sorry you had to find it, but thanks for identifying it. We'll get this change into the v1.02 release and also check out the full register structure for the CHIP_LPC1343 and CHIP_LPC1347 paths.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 16:55:36 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T16:55:36Z</dc:date>
    <item>
      <title>LPC1313 system PLL fails to lock on IRC</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525850#M8486</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mburton on Wed Mar 06 10:52:18 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I have a LPC1313 with no external crystal (VDD is 3V) and it is running OK at 12MHz using the IRC but when I try to use the PLL it never locks. I am using lpcopen 1.01 and this is the code used to setup the PLL:&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; /* Set system PLL input to IRC */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; Chip_Clock_SetSystemPllSource(SYSCTL_PLLSRC_IRC);&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; /* Powerup system PLL */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; Chip_SYSCTL_PowerUp(SYSCTL_POWERDOWN_SYSPLL_PD);&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; /* Setup PLL for main oscillator rate (FCLKIN = 12MHz) * 6 = 72MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; MSEL = 5 (this is pre-decremented), PSEL = 1 (for P = 2)&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; FCLKOUT = FCLKIN * (MSEL + 1) = 12MHz * 6 = 72MHz&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; FCCO = FCLKOUT * 2 * P = 72MHz * 2 * 2 = 288MHz (within FCCO range) */&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;nbsp; Chip_Clock_SetupSystemPLL(5, 1);&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Any&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:55:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525850#M8486</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:55:34Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1313 system PLL fails to lock on IRC</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525851#M8487</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mburton on Wed Mar 06 10:53:47 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Oops that got posted too soon!&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Has anyone got any suggestions as to why the PLL is failing to lock?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Cheers,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Mark&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:55:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525851#M8487</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:55:35Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1313 system PLL fails to lock on IRC</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525852#M8488</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by mburton on Wed Mar 06 15:06:20 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Well, I found the problem, it's a bug in lpcopen-1.01 that puts PDRUNCFG at the wrong address.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Patch is attached.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Cheers,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Mark&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:55:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525852#M8488</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:55:35Z</dc:date>
    </item>
    <item>
      <title>Re: LPC1313 system PLL fails to lock on IRC</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525853#M8489</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by lpcadmin on Thu Mar 07 09:47:37 MST 2013&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;-__I&amp;nbsp; uint32_t&amp;nbsp; RESERVED17[3];&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;+__I&amp;nbsp; uint32_t&amp;nbsp; RESERVED17[4];&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&amp;lt;/code&amp;gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Ouch, that's a bad one - sorry you had to find it, but thanks for identifying it. We'll get this change into the v1.02 release and also check out the full register structure for the CHIP_LPC1343 and CHIP_LPC1347 paths.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 16:55:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC1313-system-PLL-fails-to-lock-on-IRC/m-p/525853#M8489</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T16:55:36Z</dc:date>
    </item>
  </channel>
</rss>

