<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: Internal EEPROM and SRAM organisation / view in LPCXpresso IDE</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/Internal-EEPROM-and-SRAM-organisation-view-in-LPCXpresso-IDE/m-p/525167#M7803</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 19 Jun 2016 01:12:18 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-19T01:12:18Z</dc:date>
    <item>
      <title>Internal EEPROM and SRAM organisation / view in LPCXpresso IDE</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Internal-EEPROM-and-SRAM-organisation-view-in-LPCXpresso-IDE/m-p/525166#M7802</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kps4cob on Tue May 31 23:53:28 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi Team,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;We are using LPC_1788 processor, having an internal EEPROM (4k) and SRAM (96KB).&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;How can we see the internal memory location for both the chip in LPCXpresso IDE during debugging.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;IDE: LPCXpresso&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Purpose: Write a data into EEPROM and SRAM , how can we assure that it was written correctly in the corresponding memory location while debugging the code,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;need your support regarding this, also please send us the details of EEPROM and SRAM memory organisation inside the LPC.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Thank you,&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Sunil kp &lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:10:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Internal-EEPROM-and-SRAM-organisation-view-in-LPCXpresso-IDE/m-p/525166#M7802</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:10:41Z</dc:date>
    </item>
    <item>
      <title>Re: Internal EEPROM and SRAM organisation / view in LPCXpresso IDE</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/Internal-EEPROM-and-SRAM-organisation-view-in-LPCXpresso-IDE/m-p/525167#M7803</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 19 Jun 2016 01:12:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/Internal-EEPROM-and-SRAM-organisation-view-in-LPCXpresso-IDE/m-p/525167#M7803</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-19T01:12:18Z</dc:date>
    </item>
  </channel>
</rss>

