<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: LPC 1820 - GPIO - DMA - SRAM speed</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525102#M7738</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 19 Jun 2016 01:04:09 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-19T01:04:09Z</dc:date>
    <item>
      <title>LPC 1820 - GPIO - DMA - SRAM speed</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525099#M7735</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kellykan on Sat Mar 05 14:02:58 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Hi Guys,&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I've been working on a project for a while where we implemented a GPIO DMA transfer to memory to capture 2 bit parallel data coming from an ADC at 15.5Mhz. I noticed the captures would go out of sync a couple of kBs in (say 12Kb). I configured the Audio Clock to clock the M3 core at 240Mhz during these transfer to try and speed up the loading of DMA descriptors which seemed to resolve the issue.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Now I'm looking at pushing this a bit further , we have a 22Mhz output from an ADC I want to capture. I've currently tried different options , implementation using one channel with a linked list to fill memory and implementation using two dma channels. Both methods have the dma triggered by the SCT , the SCT is setup to trigger an event on either rising and falling edge of the input clock. In the mode where I try two dma channels I&amp;nbsp; trigger the first dma channel on the first falling edge and the second on the second falling edge. In the later scenario, I can get the first 40 bytes before losing a byte. In the single dma channel method I loose a byte just as it loads the next descriptor. In this method I transfer about 4K at a time.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;So my question is if I have 8 bit parallel data being measured from a gpio port using SCT as the trigger and DMA, how fast could I clock the input data reliably. Or is there a better way of doing this?&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Kelly&lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:13:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525099#M7735</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:13:06Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 1820 - GPIO - DMA - SRAM speed</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525100#M7736</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by starblue on Sun Mar 06 02:25:08 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;How about using SGPIO on an LPC4320? Then your serial I/O would be a lot less stressful.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Otherwise it should mostly be compatible to the LPC1820, and not much more expensive (~10%).&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:13:07 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525100#M7736</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:13:07Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 1820 - GPIO - DMA - SRAM speed</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525101#M7737</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by kellykan on Sun Mar 06 13:01:01 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Id rather try an get it resolved using the current platform if possible and later may look at migrating to a faster platform such as 4320.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 18:13:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525101#M7737</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T18:13:08Z</dc:date>
    </item>
    <item>
      <title>Re: LPC 1820 - GPIO - DMA - SRAM speed</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525102#M7738</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 19 Jun 2016 01:04:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC-1820-GPIO-DMA-SRAM-speed/m-p/525102#M7738</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-19T01:04:09Z</dc:date>
    </item>
  </channel>
</rss>

