<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックLPC5411X READ</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2398600#M59662</link>
    <description>&lt;P&gt;I am currently using SWD to debug the LPC54113 chip. I have halted the core and then set some debug registers starting with 0xE000.&lt;/P&gt;&lt;P&gt;I found that when I read the internal flash of the chip, the address 0x0~0x200 always had incorrect data, resembling an interrupt vector table rather than the actual program stored in the FLASH. By reading from other addresses, the correct data can be obtained, all of which are 0xFFFFFFFF.&lt;/P&gt;&lt;P&gt;The chip did not program any data. Through using JLINK for reading, the address 0x0~0x200 are 0xFFFFFFFF. However, JLINK uses FLM to write to RAM for reading, I cannot know how it processes the reading of the 0x0 to 0x200 address range.&lt;/P&gt;&lt;P&gt;The steps I followed were:&lt;/P&gt;&lt;P&gt;write abort, 0x1E&lt;/P&gt;&lt;P&gt;write select, 0x0&lt;/P&gt;&lt;P&gt;write tar, 0x0&lt;/P&gt;&lt;P&gt;write csw, 0x23000012&lt;/P&gt;&lt;P&gt;and then read drw until the internal flash end address.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="vector.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/393150i23835AA876013BAD/image-size/medium?v=v2&amp;amp;px=400" role="button" title="vector.png" alt="vector.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;LI-PRODUCT title="LPC541XX" id="LPC541XX"&gt;&lt;/LI-PRODUCT&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Fri, 24 Jul 2026 07:44:25 GMT</pubDate>
    <dc:creator>1123HENRY</dc:creator>
    <dc:date>2026-07-24T07:44:25Z</dc:date>
    <item>
      <title>LPC5411X READ</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2398600#M59662</link>
      <description>&lt;P&gt;I am currently using SWD to debug the LPC54113 chip. I have halted the core and then set some debug registers starting with 0xE000.&lt;/P&gt;&lt;P&gt;I found that when I read the internal flash of the chip, the address 0x0~0x200 always had incorrect data, resembling an interrupt vector table rather than the actual program stored in the FLASH. By reading from other addresses, the correct data can be obtained, all of which are 0xFFFFFFFF.&lt;/P&gt;&lt;P&gt;The chip did not program any data. Through using JLINK for reading, the address 0x0~0x200 are 0xFFFFFFFF. However, JLINK uses FLM to write to RAM for reading, I cannot know how it processes the reading of the 0x0 to 0x200 address range.&lt;/P&gt;&lt;P&gt;The steps I followed were:&lt;/P&gt;&lt;P&gt;write abort, 0x1E&lt;/P&gt;&lt;P&gt;write select, 0x0&lt;/P&gt;&lt;P&gt;write tar, 0x0&lt;/P&gt;&lt;P&gt;write csw, 0x23000012&lt;/P&gt;&lt;P&gt;and then read drw until the internal flash end address.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="vector.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/393150i23835AA876013BAD/image-size/medium?v=v2&amp;amp;px=400" role="button" title="vector.png" alt="vector.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt; &lt;LI-PRODUCT title="LPC541XX" id="LPC541XX"&gt;&lt;/LI-PRODUCT&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Fri, 24 Jul 2026 07:44:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2398600#M59662</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2026-07-24T07:44:25Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5411X READ</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2399039#M59663</link>
      <description>&lt;P&gt;Hello,&lt;BR /&gt;You may be reading the Cortex-M memory alias rather than the physical flash contents. On the LPC54113, address 0x00000000 is mapped to the currently active memory (flash, boot ROM, or RAM) depending on the boot configuration and remap settings. If the device is blank, the boot ROM can present a valid vector table at 0x0, which explains why you see interrupt vectors instead of 0xFFFFFFFF.&amp;nbsp; &amp;nbsp;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Mon, 27 Jul 2026 05:26:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2399039#M59663</guid>
      <dc:creator>reliwac986</dc:creator>
      <dc:date>2026-07-27T05:26:15Z</dc:date>
    </item>
    <item>
      <title>Re: LPC5411X READ</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2399041#M59664</link>
      <description>&lt;P&gt;I want to read &lt;SPAN&gt;the physical flash contents in 0x0, What should I do?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;I need to change AP bank&amp;nbsp;or other operations?&lt;/P&gt;</description>
      <pubDate>Mon, 27 Jul 2026 05:47:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC5411X-READ/m-p/2399041#M59664</guid>
      <dc:creator>1123HENRY</dc:creator>
      <dc:date>2026-07-27T05:47:52Z</dc:date>
    </item>
  </channel>
</rss>

