<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>LPC MicrocontrollersのトピックRe: SSP as SPI- Chip Enable</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523324#M5960</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by IanB on Thu Apr 21 04:55:05 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Yes - they may have fixed it for the LPC17, but I couldn't get it to work on the LPC15&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;SPAN&gt;(see &lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fforum%2Fspi-ssel-control" rel="nofollow" target="_blank"&gt;https://www.lpcware.com/content/forum/spi-ssel-control&lt;/A&gt;&lt;SPAN&gt;)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I worked it as a GPIO line, and I checked the idle flag in the SPI before sending it high again.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 15 Jun 2016 17:59:46 GMT</pubDate>
    <dc:creator>lpcware</dc:creator>
    <dc:date>2016-06-15T17:59:46Z</dc:date>
    <item>
      <title>SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523321#M5957</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by akshimmu on Tue Apr 19 04:22:31 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;If a pin is configured as a SSP CE pin and not a GPIO pin, does the SSP take care of how long the pin must remain low? Because, im using SST25VF010A to store and read data via SPI, and the datasheet says that during Read operation if the CE remains low, data will be continuously outputted from the Flash. How does the SSP know how many bytes i want to read? So musn't the CE be controlled by the user?? &lt;/SPAN&gt;&lt;BR /&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:59:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523321#M5957</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:59:44Z</dc:date>
    </item>
    <item>
      <title>Re: SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523322#M5958</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by IanB on Wed Apr 20 00:46:54 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;If it's anything like the LPC15xx then no, it doesn't, it just makes a mess of it; and if there are interrupts in use elsewhere, it gets into a compete shambles, de-asserts CS too early and you end up reading 0xFF when you think you are reading data.&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;Eventually after hours of trying to get it to work, I gave up and controlled CS manually&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:59:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523322#M5958</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:59:44Z</dc:date>
    </item>
    <item>
      <title>Re: SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523323#M5959</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by akshimmu on Wed Apr 20 03:36:16 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;So your saying, make CS as gpio&amp;gt;Make low&amp;gt;Transmit data&amp;gt;Make high after completion? &lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Dont make CS as SSP CS(SSEL)?&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:59:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523323#M5959</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:59:45Z</dc:date>
    </item>
    <item>
      <title>Re: SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523324#M5960</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by IanB on Thu Apr 21 04:55:05 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Yes - they may have fixed it for the LPC17, but I couldn't get it to work on the LPC15&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;&lt;SPAN&gt;(see &lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="https://community.nxp.com/external-link.jspa?url=https%3A%2F%2Fwww.lpcware.com%2Fcontent%2Fforum%2Fspi-ssel-control" rel="nofollow" target="_blank"&gt;https://www.lpcware.com/content/forum/spi-ssel-control&lt;/A&gt;&lt;SPAN&gt;)&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;BR /&gt;&lt;BR /&gt;&lt;SPAN&gt;I worked it as a GPIO line, and I checked the idle flag in the SPI before sending it high again.&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:59:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523324#M5960</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:59:46Z</dc:date>
    </item>
    <item>
      <title>Re: SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523325#M5961</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;STRONG&gt;Content originally posted in LPCWare by akshimmu on Thu Apr 21 21:45:59 MST 2016&lt;/STRONG&gt;&lt;BR /&gt;&lt;SPAN&gt;Il try using it as a SSSPSEL pin first. If it fails,il use it as a GPIO.&lt;/SPAN&gt;&lt;BR /&gt;&lt;SPAN&gt;Thanks :)&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 15 Jun 2016 17:59:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523325#M5961</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-15T17:59:46Z</dc:date>
    </item>
    <item>
      <title>Re: SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523326#M5962</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;SPAN&gt;bump&lt;/SPAN&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 19 Jun 2016 01:08:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523326#M5962</guid>
      <dc:creator>lpcware</dc:creator>
      <dc:date>2016-06-19T01:08:48Z</dc:date>
    </item>
    <item>
      <title>Re: SSP as SPI- Chip Enable</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523327#M5963</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi there,&lt;/P&gt;&lt;P&gt;Do you mean the BSY bit of status register?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Do u have any sample code that works?&lt;/P&gt;&lt;P&gt;thanx&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 31 Aug 2016 16:24:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/SSP-as-SPI-Chip-Enable/m-p/523327#M5963</guid>
      <dc:creator>dimitrissideris</dc:creator>
      <dc:date>2016-08-31T16:24:21Z</dc:date>
    </item>
  </channel>
</rss>

