<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: LPC54608J512ET180 Mitigations for the high memory consumption in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2145662#M58605</link>
    <description>&lt;P&gt;Namaskar&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/231808"&gt;@Pablo_Ramos&lt;/a&gt;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your prompt response. I have my answers for now.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I came across the below Application Note, which I thought of sharing with you and other community members.&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN13168.pdf" target="_blank"&gt;Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks | Regards,&lt;/P&gt;&lt;P&gt;Dipen Shah&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
    <pubDate>Sat, 02 Aug 2025 12:47:02 GMT</pubDate>
    <dc:creator>dipen-shah</dc:creator>
    <dc:date>2025-08-02T12:47:02Z</dc:date>
    <item>
      <title>LPC54608J512ET180 Mitigations for the high memory consumption</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2141821#M58570</link>
      <description>&lt;P&gt;Namaskar Community Members,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;In our product, we are using the LPC54608J512ET180 MCU. Below are the snippets of the Memory Usage for Release and Debug Builds as observed after code compilation.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;U&gt;&lt;STRONG&gt;Release Build&lt;/STRONG&gt;&lt;/U&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="dipenshah_0-1753713300638.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/349767i78F955147118C9EA/image-size/medium?v=v2&amp;amp;px=400" role="button" title="dipenshah_0-1753713300638.png" alt="dipenshah_0-1753713300638.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;U&gt;&lt;STRONG&gt;Debug Build&lt;/STRONG&gt;&lt;/U&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="dipenshah_1-1753713300681.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/349766i136FE3A2F248AD74/image-size/medium?v=v2&amp;amp;px=400" role="button" title="dipenshah_1-1753713300681.png" alt="dipenshah_1-1753713300681.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;As can be understood from the Debug Build details, the Application Code Memory and the Stack Memory have been used up to 93.21% and 97.64% respectively.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We have a concern about the inability to add new features to our product due to potential memory limitations.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Below are the questions on which I seek assistance.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;To mitigate the foreseeable situation leading to compilation errors/ warnings and/ or runtime failures due to the unavailability of the required memory, what are the possible alternatives you can recommend?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;Is there a pin-to-pin compatible MCU to the LPC54608J512ET180, with increased FLASH and/ or RAM, which can be easily replaced on our PCB board?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;OL&gt;&lt;LI&gt;In case there isn’t pin-to-pin compatible MCU, what are the suitable alternative MCUs to the LPC54608J512ET180?&lt;/LI&gt;&lt;/OL&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks | Regards,&lt;/P&gt;&lt;P&gt;Dipen Shah&lt;/P&gt;</description>
      <pubDate>Mon, 28 Jul 2025 14:38:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2141821#M58570</guid>
      <dc:creator>dipen-shah</dc:creator>
      <dc:date>2025-07-28T14:38:35Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54608J512ET180 Mitigations for the high memory consumption</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2141960#M58571</link>
      <description>&lt;P&gt;Hi&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/253176"&gt;@dipen-shah&lt;/a&gt;,&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;1. To mitigate the foreseeable situation leading to compilation errors/ warnings and/ or runtime failures due to the unavailability of the required memory, what are the possible alternatives you can recommend?&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;One alternative would be to use the External Memory Controller or the SPIFI interfaces to expand program memory.&lt;/P&gt;
&lt;P&gt;You can refer to the following documents for more information on these interfaces.&lt;BR /&gt;&lt;A href="https://www.nxp.com/docs/en/nxp/application-notes/AN12026.pdf" target="_blank"&gt;AN12026 SDRAM interface to LPC546xx external memory controller&lt;/A&gt;&lt;BR /&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN13165.pdf" target="_blank"&gt;LPC546xx SPIFI Usage and Performance&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;2. Is there a pin-to-pin compatible MCU to the LPC54608J512ET180, with increased FLASH and/ or RAM, which can be easily replaced on our PCB board?&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;I apologize for the inconvenience this may cause, but we do not have a pin-to-pin compatible MCU with the LPC54608J512ET180 that offers increased Flash and/or RAM.&lt;/P&gt;
&lt;P&gt;&lt;STRONG&gt;3. In case there isn’t pin-to-pin compatible MCU, what are the suitable alternative MCUs to the LPC54608J512ET180?&lt;/STRONG&gt;&lt;/P&gt;
&lt;P&gt;Some alternatives with higher Flash and/ or RAM would it be:&lt;/P&gt;
&lt;P style="margin: 0in; font-family: Poppins; font-size: 12.0pt; color: #2c2f31;"&gt;&lt;A href="https://www.nxp.com/products/MCX-N94X-N54X" target="_blank"&gt;&lt;SPAN&gt;MCX N94x/54x&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P style="margin: 0in; font-family: Poppins; font-size: 12.0pt; color: #2c2f31;"&gt;Up to 2 MB (2 x 1MB Bank) on chip Flash&lt;BR /&gt;Up to 512 KB RAM, configurable as up to 416 KB with ECC (support single bit correction two bits detection)&lt;BR /&gt;&lt;BR /&gt;&lt;/P&gt;
&lt;P style="margin: 0in; font-family: Poppins; font-size: 12.0pt; color: #2c2f31;"&gt;&lt;A href="https://www.nxp.com/products/MCX-A13X-A14X-A15X" target="_blank"&gt;&lt;SPAN&gt;MCX A14,15&lt;/SPAN&gt;&lt;/A&gt;&lt;/P&gt;
&lt;P&gt;Single-bank Flash: Up to 1024 kB Flash with ECC (supports one bit correction and two-bits detection)&lt;BR /&gt;Up to 128 kB RAM, configurable for up to 8 kB with ECC (support single bit correction, two-bits detection)&lt;BR /&gt;&lt;BR /&gt;Best Regards,&lt;BR /&gt;Pablo&lt;/P&gt;</description>
      <pubDate>Mon, 28 Jul 2025 18:05:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2141960#M58571</guid>
      <dc:creator>Pablo_Ramos</dc:creator>
      <dc:date>2025-07-28T18:05:56Z</dc:date>
    </item>
    <item>
      <title>Re: LPC54608J512ET180 Mitigations for the high memory consumption</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2145662#M58605</link>
      <description>&lt;P&gt;Namaskar&amp;nbsp;&lt;a href="https://community.nxp.com/t5/user/viewprofilepage/user-id/231808"&gt;@Pablo_Ramos&lt;/a&gt;,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thank you for your prompt response. I have my answers for now.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I came across the below Application Note, which I thought of sharing with you and other community members.&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.nxp.com/docs/en/application-note/AN13168.pdf" target="_blank"&gt;Migration Guide from LPC546xx to LPC54(S)0xx and LPC54(S)0xxJxM&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Thanks | Regards,&lt;/P&gt;&lt;P&gt;Dipen Shah&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;</description>
      <pubDate>Sat, 02 Aug 2025 12:47:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/LPC54608J512ET180-Mitigations-for-the-high-memory-consumption/m-p/2145662#M58605</guid>
      <dc:creator>dipen-shah</dc:creator>
      <dc:date>2025-08-02T12:47:02Z</dc:date>
    </item>
  </channel>
</rss>

