<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic ADCHS DMA does not work after LPC4370 remaps the base address? in LPC Microcontrollers</title>
    <link>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1904078#M56424</link>
    <description>&lt;DIV&gt;&lt;SPAN&gt;After copying the code from ROM to RAM (from 0x14000000 to 0x10000000) and remapping the base address (0x10000000), the DMA of ADCHS cannot trigger interrupts properly.(When compiling my project, the base address is set to 0)&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;I tested that the FIFO interrupt of ADCHS can be triggered, indicating that the mapping of the interrupt vector is correct, but the DMA interrupt cannot be triggered properly.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;If I remap to 0x14000000 or 0x80000000 again, DMA will work properly.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Requesting help, why?&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Help me, I've been spending weeks on this issue.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Thank you.&lt;/SPAN&gt;&lt;/DIV&gt;</description>
    <pubDate>Tue, 09 Jul 2024 09:46:01 GMT</pubDate>
    <dc:creator>xieweiming</dc:creator>
    <dc:date>2024-07-09T09:46:01Z</dc:date>
    <item>
      <title>ADCHS DMA does not work after LPC4370 remaps the base address?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1904078#M56424</link>
      <description>&lt;DIV&gt;&lt;SPAN&gt;After copying the code from ROM to RAM (from 0x14000000 to 0x10000000) and remapping the base address (0x10000000), the DMA of ADCHS cannot trigger interrupts properly.(When compiling my project, the base address is set to 0)&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;I tested that the FIFO interrupt of ADCHS can be triggered, indicating that the mapping of the interrupt vector is correct, but the DMA interrupt cannot be triggered properly.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;If I remap to 0x14000000 or 0x80000000 again, DMA will work properly.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Requesting help, why?&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Help me, I've been spending weeks on this issue.&lt;/SPAN&gt;&lt;/DIV&gt;&lt;DIV&gt;&lt;SPAN&gt;Thank you.&lt;/SPAN&gt;&lt;/DIV&gt;</description>
      <pubDate>Tue, 09 Jul 2024 09:46:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1904078#M56424</guid>
      <dc:creator>xieweiming</dc:creator>
      <dc:date>2024-07-09T09:46:01Z</dc:date>
    </item>
    <item>
      <title>回复： ADCHS DMA does not work after LPC4370 remaps the base address?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1905736#M56432</link>
      <description>I have made some new discoveries after debugging.&lt;BR /&gt;The inability to trigger DMA interrupt is due to ADCHS descriptor not sampling properly. When the base address mapping is performed, it cannot function properly when MATCH-VALUE&amp;gt;0. I don't know the reason.</description>
      <pubDate>Thu, 11 Jul 2024 01:54:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1905736#M56432</guid>
      <dc:creator>xieweiming</dc:creator>
      <dc:date>2024-07-11T01:54:13Z</dc:date>
    </item>
    <item>
      <title>回复： ADCHS DMA does not work after LPC4370 remaps the base address?</title>
      <link>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1910334#M56472</link>
      <description>&lt;P&gt;Hi,&lt;/P&gt;
&lt;P&gt;Have you changed the Vector Table Offset Register? After you change the code address, you have to change the Vector Table Offset Register so that the code can find the correct interrupt vector table.&lt;/P&gt;
&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper lia-image-align-inline" image-alt="xiangjun_rong_0-1721200148002.png" style="width: 400px;"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/288892iEC89FB0EDFF8BEA5/image-size/medium?v=v2&amp;amp;px=400" role="button" title="xiangjun_rong_0-1721200148002.png" alt="xiangjun_rong_0-1721200148002.png" /&gt;&lt;/span&gt;&lt;/P&gt;
&lt;P&gt;Hope it can help you&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;
&lt;P&gt;BR&lt;/P&gt;
&lt;P&gt;XiangJun Rong&lt;/P&gt;</description>
      <pubDate>Wed, 17 Jul 2024 07:12:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/LPC-Microcontrollers/ADCHS-DMA-does-not-work-after-LPC4370-remaps-the-base-address/m-p/1910334#M56472</guid>
      <dc:creator>xiangjun_rong</dc:creator>
      <dc:date>2024-07-17T07:12:29Z</dc:date>
    </item>
  </channel>
</rss>

